COMPARC

Problem Set #5: MIPS64 Pipeline Execution (Data Hazard)

I. MIPS pipeline execution tracing (Data Hazard): Shown below is a snapshot of the memory and some registers.
 Show the instruction format; 2.) Show the pipeline map; 3.) Show the contents of the internal pipeline registers after every cycle for all the instructions. Assume: PC = 0000000000000000 and COND= 0. Assume separate memory.

| Before | After |
|-----------|---|
| execution | exectuion |
| 55 | |
| 44 | |
| 33 | |
| 22 | |
| 11 | |
| EF | |
| CD | |
| AB | |
| 89 | |
| 67 | |
| 45 | |
| 23 | |
| 01 | |
| EF | |
| CD | |
| AB | |
| | execution 55 44 33 22 11 EF CD AB 89 67 45 23 01 EF CD |

| R1: | 0000 0000 0000 0002 | R2 | 0000 0000 0000 0008 | R3 | 0000 0000 0000 0004 | R4 | 0000 0000 0000 0005 |
|-----|---------------------|----|---------------------|----|---------------------|----|---------------------|
| R5: | 0000 0000 0000 0008 | R6 | 0000 0000 0000 0001 | R7 | 0000 0000 0000 0000 | R8 | 0000 0000 0000 0004 |

| Addr | Instruction | Opcode (Hex) | IR ₀₅ | IR ₆₁₀ | IR ₁₁₁₅ | IR _{16.31} |
|------|----------------------|--------------|------------------|-------------------|--------------------|---------------------|
| 0 | LD R1, 1000(R2) | | | | | |
| 4 | DADDIU R3, R0, #0003 | | | | | |
| 8 | DSUBU R5, R1, R3 | | | | | |
| С | SD R5, 1000(R7) | | | | | |

*Pipeline Map (No forwarding)

| ripelile Map (No lorwarding) | | | | | | | | | | | | | | | | |
|------------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|
| Instruction | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| LD R1, 1000(R2) | | | | | | | | | | | | | | | | |
| DADDIU R3, R0, #0003 | | | | | | | | | | | | | | | | |
| DSUBU R5, R1, R3 | | | | | | | | | | | | | | | | |
| SD R5, 1000(R7) | | | | | | | | | | | | | | | | |

*Pipeline Map (With forwarding)

| ripeline map (minitor alang) | | | | | | | | | | | | | | | | |
|------------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|
| Instruction | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| LD R1, 1000(R2) | | | | | | | | | | | | | | | | |
| DADDIU R3, R0, #0003 | | | | | | | | | | | | | | | | |
| DSUBU R5, R1, R3 | | | | | | | | | | | | | | | | |
| SD R5, 1000(R7) | | | | | | | | | | | | | | | | |

| Cycle 1 | | Cycle 2 | | |
|--------------|---|---------|--------------------------------------|--|
| IF. | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALU _{Output} = | EX | EX/MEM.ALU _{Output} = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory | | Range of memory | |
| | locations affected = | | locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALU _{OUTPUT} = | | MEM/WB.ALU _{OUTPUT} = | |
| WB | R _n = | WB | R _n = | |
| Cycle 3 | 130 | Cycle 4 | | |
| IF | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| <u></u> | ID/EX.IR = | | ID/EX.IR = | |
| <u></u> | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALU _{Output} = | EX | EX/MEM.ALU _{Output} = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory locations affected = | | Range of memory locations affected = | |
| I | | | MEM/WB.IR = | |
| | I MEM/WB.IR = | | | |
| | MEM/WB.IR = MEM/WB.ALU _{OUTPUT} = | | | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALU _{OUTPUT} = | |

| Cycle 5 | | Cycle 6 | | |
|-----------|-------------------------------|---------|-------------------------------|--|
| IF | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALUOutput = | EX | EX/MEM.ALUOutput = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory | | Range of memory | |
| | locations affected = | | locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALUOUTPUT = | |
| WB | Rn = | WB | Rn = | |
| Cycle 7 | | Cycle 8 | | |
| IF | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALUOutput = | EX | EX/MEM.ALUOutput = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| N A □ N A | AAEAA (\A/B LAAD — | MEM | AAEAA /\A/P AAD = | |
| MEM | MEM/WB.LMD = Range of memory | 7412141 | MEM/WB.LMD = Range of memory | |
| | locations affected = | | locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALUOUTPUT = | |
| | | | | |
| WB | Rn = | WB | Rn = | |

| Cycle 9 | | Cycle 10 | | |
|----------|---|----------|--------------------------------------|--|
| IF. | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | 12,211111 | | | |
| EX | EX/MEM.ALUOutput = | EX | EX/MEM.ALUOutput = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory | | Range of memory | |
| | locations affected = | | locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALUOUTPUT = | |
| WB | Rn = | WB | Rn = | |
| Cycle 11 | | Cycle 12 | | |
| IF | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALUOutput = | EX | EX/MEM.ALUOutput = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory locations affected = | | Range of memory locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALUOUTPUT = | |
| | | | | |
| WB | Rn = | WB | Rn = | |

| Cycle 13 | | Cycle 14 | | |
|----------|---|-----------|--------------------------------------|--|
| IF. | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALUOutput = | EX | EX/MEM.ALUOutput = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory | | Range of memory | |
| | locations affected = | | locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALUOUTPUT = | |
| WB | Rn = | WB | Rn = | |
| Cycle 15 | | Cycle 16 | | |
| IF | IF/ID.IR = | IF | IF/ID.IR = | |
| | IF/ID.NPC = | | IF/ID.NPC = | |
| | PC = | | PC = | |
| | | | | |
| ID | ID/EX.A = | ID | ID/EX.A = | |
| | ID/EX.B = | | ID/EX.B = | |
| | ID/EX.IMM = | | ID/EX.IMM = | |
| | ID/EX.IR = | | ID/EX.IR = | |
| | ID/EX.NPC= | | ID/EX.NPC= | |
| | | | | |
| EX | EX/MEM.ALUOutput = | EX | EX/MEM.ALUOutput = | |
| | EX/MEM.COND = | | EX/MEM.COND = | |
| | EX/MEM.IR = | | EX/MEM.IR = | |
| | EX/MEM.B = | | EX/MEM.B = | |
| | | 1 A E 1 4 | | |
| MEM | MEM/WB.LMD = | MEM | MEM/WB.LMD = | |
| | Range of memory locations affected = | | Range of memory locations affected = | |
| | MEM/WB.IR = | | MEM/WB.IR = | |
| | MEM/WB.ALUOUTPUT = | | MEM/WB.ALUOUTPUT = | |
| | , | | , | |
| WB | Rn = | WB | Rn = | |