



- If data dependence cannot be hidden, the hardware will detect the hazard and the pipeline will be stalled
- No new instructions are fetch or issued until the dependence is cleared
- Static scheduling: compiler techniques for scheduling the instructions so as to separate dependent instructions and minimize the number of actual hazards and resultant stalls
- Dynamic scheduling: hardware rearranges the instruction execution to reduce the stalls



- Advantages of Dynamic scheduling:
  - handles some cases when dependences are unknown at compile time
  - simplify compile time
- In-order instruction issue a requirement?

DIV.D F0, F2, F4

ADD.D F10, F0, F8

SUB.D F12, F8, F14

SUB.D is not related but it was stalled due to DIV.D/ADD.D



- The "instruction decode" part should now do the following:
  - check for structural hazards
  - waiting for absence of a data hazard
- Implies:
  - In-order issue
  - out-of-order execution --> out-of-order completion



- Instruction Decode is now split into 2 stages:
  - Issue Decode instructions, check for structural hazards
  - Read operands wait until no data hazards,
     then read operands



# Dynamic Scheduling using Scoreboarding


- Scoreboarding technique for allowing instructions to execute out of order when there are sufficient resources and no data dependences
- Based from CDC 6600 scoreboard
- WAR hazards which does not exist in MIPS pipeline may occur due to out-oforder execution



# MIPS with Scoreboarding

- Assume the following functional units: two multipliers, one adder, one divide unit, and a single integer unit for all memory references, branches and integer operations
- 4 cycles:
  - Issue
  - Read operands
  - Execution
  - Write Result

## Scoreboard Architecture(CDC 6600)





## MIPS Scoreboarding - Issue

- If a functional unit for the instruction is free and no other active instruction has the same destination register (checks for WAW hazard)
- Issue replaces a portion of the ID step in the MIPS pipeline
- If structural or WAW hazard exists, the instruction issue stalls and continues until hazards are cleared



# MIPS Scoreboarding – Read Operands

- Monitors the availability of the source operands:
  - No earlier issued active instruction is going to write it
  - Register containing the operand is being written by a currently active function unit
- Resolves RAW hazard dynamically in this step
- ◆ Issue + Read operands → ID



# MIPS Scoreboarding – Execution / Write Back

## Execution:

The functional unit begins execution upon receiving operands

## Write Result:

 Scoreboard checks for WAR hazards and stalls the completing instruction, if needed



# MIPS Scoreboarding – Data Structure

- Three parts of the Scoreboard:
  - Instruction Status: indicates which of the 4 steps the instruction is in
  - Function Unit Status: indicates the state of the
     FU
  - Register Result Status: indicates which functional unit will write each register



# MIPS Scoreboarding – Data Structure

- Nine fields of Functional Unit Status
  - Busy: indicates whether the unit is busy or not
  - Op: Operation to perform in the unit
  - Fi: Destination register
  - Fj, Fk: Source register numbers
  - Qj, Qk: Functional units producing source registers Fj,
     Fk
  - Rj, Rk Flags indicating when Fj, Fk are ready. Set to NO after operands are read



# Example of MIPS Scoreboarding

L.D F6, 32(R2)

L.D F2, 45(R3)

MUL.D F0, F2, F4

SUB.D F8, F6, F2

DIV.D F10, F0, F6

ADD.D F6, F8, F2

Assume: FP adder – 2 clock cycles, FP Multiply – 10 clock cycles, FP Divide – 40 clock cycles, Integer- 1 clock cycle

Course Notes on Computer Architecture Roger Luis Uy, DLSU-CCS

## Scoreboard Example

```
Instruction status:
                                 Read Exec Write
   Instruction
                       k Issue Oper Comp Result
   L.D
            F6
                 34 + R2
                 45 + R3
   L<sub>a</sub>D
            F2
   MUL,D
            F0
                 F2
                     F4
   SUB.D
            F8
                 F6
                     F2
   DIV.D
            F10
                 F0
                     F6
   ADD.D
           F6
                 F8
                     F2
```

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S1

*S*2

FU

FU

Fi?

Fk?


## Register result status:




dest

# Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU) $\leftarrow$ yes; $Op(FU)\leftarrow$ op; $Fi(FU)\leftarrow$ `D'; $Fj(FU)\leftarrow$ `S1'; $Fk(FU)\leftarrow$ `S2'; $Qj\leftarrow$ Result('S1'); $Qk\leftarrow$ Result(`S2'); $Rj\leftarrow$ not $Qj$ ; $Rk\leftarrow$ not $Qk$ ; $Result('D')\leftarrow$ $FU$ ;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f)≠Fi(FU) or Rk( f )=No))	$\forall$ f(if Qj(f)=FU then Rj(f) $\leftarrow$ Yes); $\forall$ f(if Qk(f)=FU then Rj(f) $\leftarrow$ Yes); Result(Fi(FU)) $\leftarrow$ 0; Busy(FU) $\leftarrow$ No



#### Functional unit status:



SI

dest

## Register result status:





Fk?



```
Instruction
                      k
                34 + R2
L.D
          F6
LD
                45 + R3
          F2
MUL.D
          F<sub>0</sub>
                F2
                     F4
SUB.D
          F8
                     F2
                F6
DIV.D
          F10
                     F6
                F0
                F8
ADD.D
          F6
                     F2
```

Read Exec Write Oper Comp Result Issue

#### Functional unit status:

Time	Name
	Integer
	Mult1
	Mult2
	Add
	Divide

SI *S*2 FUdest FUFi? Fk? FiFiFkQj OkRi RkBusy Op Yes Load F6 **R**2 Yes No No No No

## Register result status:

Clock 2

FU

F0F2

F4 F6

F8 F10 F12

F30

Integer

Instru	ctior						Exec	
Instr	ruction	n	j	k	Issue	Opei	Comp	Result
L.D		F6	34+	R2	1	2	3	
L.D		F2	45+	R3				
MUI	L.D	F0	F2	F4				
SUB	.D	F8	F6	F2				
DIV	.D	F10	F0	F6				
ADI	D.D	F6	F8	F2				

#### Functional unit status:


et terret sterres.			CCCSt	~ 1	~_	1 0	1 0	* J •	<b>1</b> / · ·
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				No
Mult1	No							•	
Mult2	No								
Add	No								
Divide	No								

dest S1

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	F30
3	FU [				Integer					

Ins	struction	stai	tus:			Read	Exec	Write
	Instruction	ı	j	k	Issue	Oper	Comp	Result
	L.D	F6	34+	R2	1	2	3	4
	L.D	F2	45+	R3				
	MUL.D	F0	F2	F4				
	SUB.D	F8	F6	F2				
	DIV.D	F10	F0	F6				
	ADD.D	F6	F8	F2				


#### Functional unit status:





Ins	struction	ı sta	tus:			Read	Exec	Write
	Instruction	1	j	k	Issue	Oper	Comp	Result
	L.D	F6	34+	R2	1	2	3	4
	L.D	F2	45+	R3	5			
	MUL.D	F0	F2	F4				
	SUB.D	F8	F6	F2				
	DIV.D	F10	F0	F6				
	ADD.D	F6	F8	F2				


#### Functional unit status:





Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6		
MUL.D	F0	F2	F4	6			
SUB.D	F8	F6	F2				
DIV.D	F10	F0	F6				
ADD.D	F6	F8	F2				







Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	
MUL.D	F0	F2	F4	6			
SUB.D	F8	F6	F2	7			
DIV.D	F10	F0	F6				
ADD.D	F6	F8	F2				

Divide

Functional unit status:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3				No	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	

## Register result status:

Instruction status: (First half of clock cycle)

Instruction	n	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	
MUL.D	F0	F2	F4	6			
SUB.D	F8	F6	F2	7			
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2				

#### Functional unit status:

mu sians.			acsi	$\mathcal{D}I$	02	10	10	IJ.	1 /.	
ime Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3				No	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

51

52

FII

Fi2

Fb?

## Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU	Mult1	Integer			Add	Divide			

dost

## Scoreboard Example: Cycle 8b (Second half of clock cycle)

Instruction	status:		
T.,	•	1_	I.

Read	Exec	Writ	e
_	~	_	-

Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6			
SUB.D	F8	F6	F2	7			
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2				

#### Functional unit status

Time	Name
	Integer
	Mult1
	Mult2
	Add
	Divide

S.	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Sub	F8	F6	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status:

Clock

8

FU Mult1

F	O	ı	<i>F</i> 2	F

*F*6

F8 F10 F12

F30

Add Divide

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9		
SUB.D	F8	F6	F2	7	9		
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2				

Functiona	l unit status:	•		dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?	
	Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
Note	➤ 10 Mult1	Yes	Mult	F0	F2	F4			Yes	Yes	
Remaining	Mult2	No									
	2 Add	Yes	Sub	F8	F6	F2			Yes	Yes	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

### Register result status:

Clock	FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	F30
9	FU Mult1				Add	Divide		

· Read operands for Multi-Tote on Style ? Arctissue ADDD?

Instruction sta	TUS:

Instructio	tion $j$ $k$ $I$			
L.D	F6	34+	R2	
L.D	F2	45+	R3	
MUL.D	F0	F2	F4	
SUB.D	F8	F6	F2	
DIV.D	F10	F0	F6	
ADD.D	F6	F8	F2	

	Read	Exec	Write
sue	Oper	Comp	Result

Issu	e Oper	· Com	ip Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

#### Functional unit status:

ime	Name
	Integer
9	Mult1
	Mult2
1	Add
	Divide

•		dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			No	No
No								
Yes	Sub	F8	F6	F2			No	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status:

Clock 10

FU Mult1

F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>

Add Divide

F30

C 1

กรา	truct	hion	stat	tus.
 IUSU	ruci	uon	Simi	us.

Instructio	n	j	k	
L.D	F6	34+	R2	
L.D	F2	45+	R3	
MUL.D	F0	F2	F4	
SUB.D	F8	F6	F2	
DIV D	F10	FO	F6	

Read	Exec	Write
neau	Linec	vviile

k	Issue	Oper	Comp	Result
R2	1	2	3	4
R3	5	6	7	8
F4	6	9		
F2	7	9	11	
F6	8			
F2				

#### Functional unit status:

F6

ime	Name
	Integer
8	Mult1
	Mult2
0	Add
	Divide

F8

•		aesi	$\mathcal{S}I$	32	FU	FU	$\Gamma J$ :	rk!
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			No	No
No								
Yes	Sub	F8	F6	F2			No	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

CO

CII

## Register result status:

Clock

ADD.D

F0 F2 F4
FU Mult1

F8 F10 F12 ... F30

Add Divide

CII

 $\mathbf{L}:2$ 

E1-9

F6

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9		
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2				

Functional unit status:			dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	No								

F10

F<sub>0</sub>

F6

Mult1

No

Yes

## Register result status:

Divide

Clock	FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
12	FU Mult1					Divide			

Yes

Div

Instruction

L.D

L<sub>a</sub>D

MUL.D

SUB.D

DIV.D

ADD.D

		Read	Exec	Write
k	Issue	Oper	Comp	Result
R2	1	2	3	4
R3	5	6	7	8
F4	6	9		
F2	7	9	11	12
F6	8			
F2	13			

#### Functional unit status:

F6

F2

F<sub>0</sub>

F8

F10

F6

34+

45+

F2

F6

F0

F8

i dirii sididis.			acsi	$\mathcal{D}I$	52	10	10	1 <i>j</i> .	I K.
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
6 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

51

52

FII

FII

### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

13 FU Mult1 Add Divide

dost

Fi2

Fb2

Instructio	n sta	tus:			Read	Exec	Write
Instruction	on	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9		
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2	13	14		

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
5 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
2 Add	Yes	Add	F6	F8	F2			Yes	Yes

F10

## Register result status:

Divide

Yes

Div

F<sub>0</sub>

Mult1

F6

Yes

No

Instruction	n sta	tus:		Read	Exec	Write	
Instructio	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9		
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2	13	14		

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
4 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Add	F6	F8	F2			No	No

F10

## Register result status:

Divide

Yes

Div

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
15	FU	Mult1			Add		Divide			

F<sub>0</sub>

Mult1

F6

No

Yes

Instructio	n sta	tus:			Read	Exec	Write
Instruction	on	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9		
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2	13	14	16	

No

Functional unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No

0 Add	Yes	Add	F6	F8	F2		No	No
Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes

## Register result status:

Mult2


Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
16	FU	Mult1			Add		Divide			

Instru	ction	sta	tus:			Read	Exec	Write
Inst	ruction	1	j	k	Issue	Oper	Comp	Result
L.D		F6	34+	R2	1	2	3	4
L.D		F2	45+	R3	5	6	7	8
MU	L.D	F0	F2	F4	6	9		
SUE	3.D	F8	F6	F2	7	9	11	12
DIV	.D	F10	F0	F6	8			
ADI	D.D	F6	F8	F2	13	14	16	

## WAR Hazard!

#### Functional unit status:

Time Name Integer 2 Mult1 Mult2 Add Divide



### Register result status:

Clock 17

*F2* F4 *F6* F0FU | Mult1 Add F8 F10 F12

F30

Divide

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9		
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2	13	14	16	

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
1 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status:

Clock F2F4 *F6* F8 F10 F12 F30 F018 FU | Mult1 Add Divide

Instructio	on sta	tus:			Read	Exec	Write
Instructi	on	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2	13	14	16	

Functional unit status.	•		dest	S1	<i>S</i> 2	FU	FU
Time Name	Rusv	On	Fi	Fi	Fk	Oi	Ok

Integer
0 Mult1
Mult2
Add

Divide

Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
No								
Yes	Mult	F0	F2	F4			No	No
No								
No Yes Yes	Add	F6	F8	F2			No	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status:

Clock

19

FU Mult1

F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	
Mult1			Add		

F10 F12 ... F30

Fj?

Fk?

Divide

Instructio	on sta	tus:			Read	Exec	Write
Instructi	on	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	20
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8			
ADD.D	F6	F8	F2	13	14	16	

	. •	• ,	
-Hunci	าดทสเ	unit	status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

S1

*S*2

FU

FU

Fi?

Fk?

### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
20 FU Add Divide

dest

Instructio	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	20
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8	21		
ADD.D	F6	F8	F2	13	14	16	

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	Yes	Add	F6	F8	F2			No	No	

F10

F<sub>0</sub>

F6

## Register result status:

Divide

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
21 FU Add Divide

• WAR Hazard is now gone on Computer Architecture Roger Luis Uy, DLSU-CCS

Yes

Div

Yes

Yes

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	20
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8	21		
ADD.D	F6	F8	F2	13	14	16	22

True ati	~~~~1	4	~4 ~ 4 + 4 ~ .
Functi	onai	uriii	siaius:

				. –	. –	_	_	J		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
39 Divide	Yes	Div	F10	FO	F6			No	No	l

S1

*S*2

FU

FU

Fi?

Fk?

## Register result status:



dest

# Faster than light computation (skip a couple of cycles)

Instructio	on sta	tus:			Read	Exec	Write
Instructi	on	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	20
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8	21	61	
ADD.D	F6	F8	F2	13	14	16	22

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	No								
Integer Mult1	No								
Mult2	No								
Add	No								
0 Divide	Yes	Div	F10	F0	F6			No	No

S1

*S*2

FU

Fi?

FU

Fk?

### Register result status:



dest

Instruction	on sta	tus:			Read	Exec	Write
Instruct	ion	j	k	Issue	Oper	Comp	Result
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	20
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8	21	61	62
ADD.D	F6	F8	F2	13	14	16	22

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	No								
Integer Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

*S*2

FU

Fi?

FU


Fk?

## Register result status:



dest

## Review: Scoreboard Example: Cycle 62



#### Functional unit status:

				. –	. –	_	_	J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

*S*2

FU

FU

Fi?

Fk?

## Register result status:



dest

· In-order issue; out-of-onder-onexecuteus commit