




Pipelining: Its Natural!

Laundry Example


 Pedro, Maria, Juan, Gloria each have one load of clothes to wash, dry, and fold



- Washer takes 30 minutes
- Dryer takes 40 minutes
- "Folder" takes 20 minutes




Sequential Laundry



- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?


 Roger Luis Uy, DLSU-CCS

Pipelined Laundry Start work ASAP



Pipelined laundry talkers to Son Sohphurschforur 1 loads
Roger Luis Uy, DLSU-CCS

Pipelining Lessons



- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously
- Potential speedup = Number pipe stages
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup



Pipelining

- It is an implementation technique whereby multiple instructions are overlapped in execution
- ◆ Pipe stage/segment a step in the pipeline that completes part of an instruction
- Instruction pipeline throughput:
 - How often an instruction exits the pipeline



Pipelining

• Time per instruction on the pipelined machine:

Time per instruction on unpipelined machine Number of pipe stages

 Note: This only applies in ideal conditions, such as when all stages are perfectly balanced and pipeline overhead is small



- 1. Instruction fetch cycle (IF)
- 2. Instruction decode/register fetch cycle (ID)
- 3. Execution/effective address cycle (EX)
- 4. Memory access/branch completion cycle (MEM)
- 5. Write-back cycle (WB)



1. Instruction fetch cycle (IF)



2. Instruction decode/register fetch cycle (ID)

Decoding is done in parallel with reading registers bec. these fields are a fixed location in a MIPS instruction format



3. Execution/effective address cycle (EX)

The ALU operates on the operands prepared in the prior cycle, performing of four functions depending on the MIPS instruction type.

Roger Luis Uy, DLSU-CCS

•Memory reference:

ALUOutput ← A + Imm

Register-Register ALU instruction:

ALUOutput ← A func B

Register-Immediate ALU instruction:

ALUOutput ← A op Imm

•Branch:

ALUOutput \leftarrow NPC + (Imm <<2) Cond \leftarrow (A_{Course} N)_{tes on Computer Architecture}



3. Execution/effective address cycle (EX)

The ALU operates on the operands prepared in the prior cycle, performing of four functions depending on the MIPS instruction type.

•Jump:

ALUOutput ← Imm << 2 Cond ← 1



4. Memory access/branch completion cycle (MEM)

The only MIPS instructions active in this cycle are **loads**, **stores**, and **branches**.

```
* PC ← NPC
```

*Memory reference:

LMD ← Mem [ALUOutput] or Mem [ALUOutput] ← B

Branch:

If (cond) PC ← ALUOutput




5. Write-back cycle (WB)

•Register-Register ALU instruction: Regs [IR16..20] ← ALUOutput

•Register-Immediate ALU instruction: Regs [IR11..15] ← ALUOutput

Load instruction:
 Regs[IR11..15] ← LMD

MIPS Datapath





MIPS Implementation


- Some Observations:
 - Branch & store instructions require 4 cycles and all other instructions require 5 cycles
 - The CPI could be improved by completing the ALU instructions on the 4th cycle
 - There are redundant hardware: two ALUs (not use in the same cycle), different memory for instruction and data

	Clock Number								
Instruction Number	1	2	3	4	5	6	7	8	9
Inst. I	IF	ID	EX	MEM	WB				
Inst. I+1		IF	ID	EX	MEM	WB			
Inst. I+2			IF	ID	EX	MEM	WB		
Inst. I+3				IF	ID	EX	MEM	WB	
Inst. I+4					IF	ID	EX	MEM	WB




- Pipeline observation #1:
 - No two different operations with the same datapath resource on the same clock cycle
 - Thus, different instruction and data memory
 - Register file is used in 2 stages: ID & WB. But what happen if read and write on **different** register? How about the same register?
 - PC Increment PC vs. Branch. It's a problem!

Visualizing Pipelining





- Pipeline observation #2:
 - Every pipestage is active on every clock cycle thus all operations in a pipe stage must complete in one clock cycle
 - Requires pipeline registers or latches since data needs to be passed from one pipe stage to another
 - The selection multiplexer for the PC has been move to IF stage so that there will be no conflict when a branch occurred, since 2 instructions would try to write different values into the PC



Stage	ge Any instruction							
IF	<pre>IF/ID.IR ← Mem[PC]; IF/ID.NPC,PC ← (if ((EX/MEM.opcode == branch) & EX/MEM.cond){EX/MEM. ALUOutput} else {PC+4});</pre>							
ID	<pre>ID/EX.A ← Regs[IF/ID.IR[rs]]; ID/EX.B ← Regs[IF/ID.IR[rt]]; ID/EX.NPC ← IF/ID.NPC; ID/EX.IR ← IF/ID.IR; ID/EX.Imm ← sign-extend(IF/ID.IR[immediate field]);</pre>							
	ALU instruction	Load or store instruction	Branch instruction					
EX	EX/MEM.IR ← ID/EX.IR; EX/MEM.ALUOutput ← ID/EX.A func ID/EX.B; or EX/MEM.ALUOutput ← ID/EX.A op ID/EX.Imm;	EX/MEM.IR to ID/EX.IR EX/MEM.ALUOutput ← ID/EX.A + ID/EX.Imm;	EX/MEM.ALUOutput ← ID/EX.NPC + (ID/EX.Imm << 2);					
	TO/ LA.A OP TO/ LA.THAIL,	EX/MEM.B ← ID/EX.B;	EX/MEM.cond ← (ID/EX.A == 0);					
MEM	MEM/WB.IR ← EX/MEM.IR; MEM/WB.ALUOutput ← EX/MEM.ALUOutput;	MEM/WB.IR ← EX/MEM.IR; MEM/WB.LMD ← Mem[EX/MEM.ALUOutput];						
		or Mem[EX/MEM.AŁUOutput] ← EX/MEM.B;	·					
WB	Regs[MEM/WB.IR[rd]] ← MEM/WB.ALUOutput; or Regs[MEM/WB.IR[rt]] ← MEM/WB.ALUOutput;	For load only: Regs[MEM/WB.IR[rt]] ← MEM/WB.LMD;						

MIPS64 Pipeline Algorithm (simplified)

```
Any instruction
Stage
IF
       IF/ID.IR ← Mem[PC];
       IF/ID.NPC,PC ← (if EX/MEM.cond {EX/MEM.ALUOutput} else {PC+4});
       ID/EX.A \leftarrow Regs[IF/ID.IR6..10]; ID/EX.B \leftarrow Regs[IF/ID.IR11..15];
ID
       ID/EX.NPC ← IF/ID.NPC; ID/EX.IR ← IF/ID.IR;
       ID/EX.Imm \leftarrow (IF/ID.IR_{16})^{16} # # IF/ID.IR_{16..31};
                                                                 Branch instruction
                                   Load or store instruction
       ALU instruction
                                   EX/MEM.IR← ID/EX.IR
       EX/MEM.IR ← ID/EX.IR;
EX
                                                                 EX/MEM.ALUOutput ←
                                   EX/MEM.ALUOutput ←
       EX/MEM.ALUOutput←
                                                                 ID/EX.NPC+ID/EX.Imm;
                                   ID/EX.A + ID/EX.Imm;
       ID/EX.A func ID/EX.B;
       OT
       EX/MEM. ALUOutput ←
      ID/EX.A op ID/EX.Imm;
                                                                EX/MEM.cond ←
                                   EX/MEM.cond \leftarrow 0:
       EX/MEM.cond \leftarrow 0;
                                                                 (ID/EX.A op 0);
                                   EX/MEM.B← ID/EX.B;
                                   MEM/WB.IR ← EX/MEM.IR;
MEM
       MEM/WB.IR ← EX/MEM.IR;
       MEM /WB. ALUOutput ←
                                   MEM/WB.LMD ←
                                   Mem[EX/MEM.ALUOutput];
       EX /MEM . ALUOutput;
                                    Mem[EX/MEM.ALUOutput] ←
                                    EX/MEM.B;
                                    Regs[MEM/WB.IR11..15] ←
       Regs[MEM/WB.IR16..20] ←
WB
       MEM/WB.ALUOutput;
                                    MEM/WB.LMD;
       Regs[MEM/WB.IR11 15] ←
       MEM/WB.ALUOutput;
```

MIPS64 Pipeline Algorithm (detailed)



MIPS Cycles (Pipeline)

1. Instruction fetch cycle (IF)

IF/ID.IR ← Mem [PC];
IF/ID.NPC, PC ← if ((EX/MEM.opcode == branch) & EX/MEM.cond)
{EX/MEM.ALUOutput} else {PC + 4});



MIPS Cycles (Pipeline)

2. Instruction decode/register fetch cycle (ID)

```
ID/EX.A \leftarrow Regs [IF/ID.IR<sub>6..10</sub>];
ID/EX.B \leftarrow Regs [IF/ID.IR<sub>11..15</sub>];
ID/EX.Imm \leftarrow ((IF/ID.IR<sub>16</sub>)<sup>48</sup> ## IF/ID.IR<sub>16..31</sub>);
ID/EX.NPC \leftarrow IF/ID.NPC;
ID/EX.IR \leftarrow IF/ID.IR;
```



3. Execution/effective address cycle (EX)

(ALU Instruction)

EX/MEM.ALUOutput ← ID/EX.A func ID/EX.B;

or EX/MEM.ALUOutput ← ID/EX.A op ID/EX.IMM;

EX/MEM.IR ← ID/EX.IR;

EX/MEM.COND ← 0;



3. Execution/effective address cycle (EX)

```
(Load/Store Instruction)

EX/MEM.ALUOutput ← ID/EX.A + ID/EX.IMM;

EX/MEM.B ← ID/EX.B;

EX/MEM.IR ← ID/EX.IR;

EX/MEM.COND ← 0;
```



3. Execution/effective address cycle (EX)

(Branch Instruction)

EX/MEM.ALUOutput ← ID/EX.NPC + (ID/EX.IMM <<2) EX/MEM.COND ← (ID/EX.A op 0)



3. Execution/effective address cycle (EX)

(Jump Instruction)

EX/MEM.ALUOutput ← ID/EX.IMM <<2 EX/MEM.COND ← 1



MIPS Cycles (Pipeline)

4. Memory access (MEM)

(Load Instruction)

MEM/WB.IR ← EX/Mem.IR;

MEM/WB.LMD ← MEM(EX/MEM.ALUOutput);

(Store Instruction)

MEM/WB.IR ← EX/Mem.IR;

MEM(EX/MEM.ALUOutput) ← EX/MEM.B;

(ALU Instruction)

MEM/WB.IR ← EX/Mem.IR;

MEM/WB.ALUOutput) ← EX/MEM.ALUOutput;



MIPS Cycles (Pipeline)

5. Write-back cycle (WB)

•Register-Register ALU instruction: Regs [MEM/WB.IR16..20] ← MEM/WB.ALUOutput;

•Register-Immediate ALU instruction: Regs [MEM/WB.IR11..15] ← MEM/WB.ALUOutput;

Load instruction:
 Regs [MEM/WB.IR11..15] ← MEM/WB.LMD;