

A collection of historical artifacts is arranged on a light-colored surface. In the top left, a portion of a wooden chessboard with a checkered pattern and several chess pieces is visible. Below the chessboard, there are several medals and orders. One prominent medal is a red ribbon with a circular emblem. Another is a blue ribbon with a circular emblem. A large, ornate silver cross-shaped medal is also present. In the bottom left corner, there is a round, vintage-style compass with a white face and black markings. A pair of thin-framed, round-rimmed glasses lies diagonally across the lower right portion of the image.

Advanced Computer Architecture

Dynamic Scheduling using Tomasulo Algorithm

Prof. Roger Luis Uy
De La Salle University
College of Computer Studies



Tomasulo Algorithm

- ◆ Invented by Robert Tomasulo and used by the IBM 360/91 floating-point unit
- ◆ Key Idea: RAW hazard are avoided by executing an instruction only when its operands are available
- ◆ Key Idea: WAR & WAW hazard are avoided by using Register renaming



Tomasulo Algorithm

Consider the following example code sequence:

DIV.D F0, F2, F4

ADD.D F6, F0, F8

S.D F6, 0(R1)

SUB.D F8, F10, F14

MUL.D F6, F10, F8



Tomasulo Algorithm

With renaming:

DIV.D F0, F2, F4

ADD.D S, F0, F8

S.D 0(R1),S

SUB.D T, F10, F14

MUL.D F6, F10, T



Tomasulo Algorithm

- ◆ Motivation (i.e., problem of IBM 360)
 - 4 double-precision FP registers
 - Long memory accesses
 - Long floating-point delays



Tomasulo Algorithm

- ◆ IBM 360 uses pipelined functional units vs. multiple functional units
- ◆ The following floating-point operations could be accommodated by IBM 360:
 - 3 FP adder
 - 2 FP multiplier
 - Up to 6 FP loads & 3 FP stores could be outstanding via load data buffers & store data buffers




Tomasulo Algorithm

- ◆ Register renaming is done via *reservation station*
- ◆ Reservation station is a buffer for the *operands* of instructions waiting to issue
- ◆ Reservation station is used as follows:
 - Fetches / buffers an operand as soon as it is available
 - Pending instructions designate the reservation station that will provide their input
 - If successive writes to a register occur, only the last one is actually used to update the register



Tomasulo Algorithm

- ◆ 2 Significant differences between Tomasulo & Scoreboarding:
 - Hazard detection & execution control are decentralized for Tomasulo (via reservation stations) while scoreboarding is centralized
 - For Tomasulo, results are passed directly to functional units from the “buffered” reservation stations while scoreboarding is through the registers





Tomasulo Algorithm

- ◆ Basic structure of a Tomasulo-based FP unit for MIPS:
 - Reservation stations:
 - Instructions that have been issued & are awaiting execution at a functional unit
 - Operands for the instruction if they have already been computed or the source operands
 - Information needed to control the instruction once it has begun execution at the unit (i.e., used to detect & resolve hazards)



The Tomasulo Approach

- ◆ Basic structure of a Tomasulo-based FP unit for MIPS:
 - FP operation queue: instructions are fetched and placed in this queue
 - Load buffers: hold data coming from memory
 - Store buffers: hold addresses going to memory
 - FP registers & FU : a pair of busses
 - FP registers & store buffers: single bus
 - FU & memory: common data bus (CDB)
 - CDB: connected to everywhere except load buffers
 - Tag field: all buffers & reservation stations



The Tomasulo Approach

- ◆ Three cycles/steps for Tomasulo:
 - Issue
 - Execute
 - Write result



The Tomasulo Approach

- ◆ Issue cycle:
 - Get instruction from the FP operation queue
 - If FP operation, issue it if there is an empty reservation station
 - Operands are send from the registers to the reservation station
 - If load/store: issue if there is an available buffer
 - If no empty reservation station or empty buffer, then there is a structural hazard
 - Register renaming



The Tomasulo Approach

- ◆ Execute cycle:
 - If one more more of the operands is not available, monitor the CDB while waiting for the register to be computed
 - If an operand is available, placed into the corresponding reservation station
 - If all operands are available, execute the operation
 - Checks for RAW hazards



The Tomasulo Approach

- ◆ Write result cycle:
 - If result is available, write it on the CDB then from there to registers & reservation stations



The Tomasulo Approach

- ◆ Three major differences between scoreboarding & Tomasulo with regards to the cycles:
 - No checking of WAW & WAR hazards (register renaming)
 - CDB is used to broadcast results rather than waiting on the registers
 - Load & stores are treated as basic functional units



The Tomasulo Approach

- ◆ Concept of Tag field:
 - Tags are essentially names for an extended set of virtual registers used in renaming
 - Describes which reservation station contains the instruction that will produce a result needed as a source operand
 - Tag value of 0: indicate that the operand is already available in the registers



The Tomasulo Approach

- ◆ More reservation stations than actual registers numbers implies that WAW & WAR hazards can be reduced by renaming results using reservation station numbers
- ◆ Reservation station vs. Reorder buffer



Tomasulo Approach & MIPS64

◆ Three table for the Tomasulo:

– Instruction Status

- Op – The operation to perform on source operands S1 & S2
- Qj, Qk – The reservation stations that will produce the corresponding source operand. A value of 0 indicates that the source operand is already available
- Vj, Vk – The value of the source operands

– Reservation stations

– Register status

- Qi – The number of the reservation station that contains the operation whose result should be stored into this register or into memory

Tomasulo Algorithm

Instruction state	Wait until	Action or bookkeeping
Issue FP operation	Station r empty	<pre> if (RegisterStat[rs].Qi != 0) {RS[r].Qj ← RegisterStat[rs].Qi} else {RS[r].Vj ← Regs[rs]; RS[r].Qj ← 0}; if (RegisterStat[rt].Qi != 0) {RS[r].Qk ← RegisterStat[rt].Qi} else {RS[r].Vk ← Regs[rt]; RS[r].Qk ← 0}; RS[r].Busy ← yes; RegisterStat[rd].Q ← r; </pre>
Load or store	Buffer r empty	<pre> if (RegisterStat[rs].Qi != 0) {RS[r].Qj ← RegisterStat[rs].Qi} else {RS[r].Vj ← Regs[rs]; RS[r].Qj ← 0}; RS[r].A ← imm; RS[r].Busy ← yes; </pre>
Load only		RegisterStat[rt].Qi ← r;
Store only		<pre> if (RegisterStat[rt].Qi != 0) {RS[r].Qk ← RegisterStat[rt].Qi} else {RS[r].Vk ← Regs[rt]; RS[r].Qk ← 0}; </pre>
Execute FP operation	(RS[r].Qj = 0) and (RS[r].Qk = 0)	Compute result: operands are in Vj and Vk
Load/store step 1	RS[r].Qj = 0 & r is head of load-store queue	RS[r].A ← RS[r].Vj + RS[r].A;
Load step 2	Load step 1 complete	Read from Mem[RS[r].A]
Write result FP operation or load	Execution complete at r & CDB available	<pre> ∀x (if (RegisterStat[x].Qi = r) {Regs[x] ← result; RegisterStat[x].Qi ← 0}); ∀x (if (RS[x].Qj = r) {RS[x].Vj ← result; RS[x].Qj ← 0}); ∀x (if (RS[x].Qk = r) {RS[x].Vk ← result; RS[x].Qk ← 0}); RS[r].Busy ← no; </pre>
Store	Execution complete at r & RS[r].Qk = 0	<pre> Mem[RS[r].A] ← RS[r].Vk; RS[r].Busy ← no; </pre>



Tomasulo Approach Example

- ◆ Show the status table using Tomasulo approach based on the code fragment below. Assume that FP add will take 2 clock cycles, multiply will take 10 clock cycles and divide will take 40 clock cycles

L.D	F6, 34(R2)
L.D	F2, 45(R3)
MUL.D	F0, F2, F4
SUB.D	F8, F6, F2
DIV.D	F10, F0, F6
ADD.D	F6, F8, F2

Tomasulo Example

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Exec Write</i>			<i>Busy</i>	<i>Address</i>
			<i>Issue</i>	<i>Comp Result</i>			
L.D	F6	34+	R2		Load1	No	
L.D	F2	45+	R3		Load2	No	
MUL.D	F0	F2	F4		Load3	No	
SUB.D	F8	F6	F2				
DIV.D	F10	F0	F6				
ADD.D	F6	F8	F2				

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock										
	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>	
0	<i>FU</i>									

Tomasulo Example Cycle 1

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result	Busy	Address
L.D	F6	34+	R2	1				Load1	Yes 34+R2
L.D	F2	45+	R3					Load2	No
MUL.D	F0	F2	F4					Load3	No
SUB.D	F8	F6	F2						
DIV.D	F10	F0	F6						
ADD.D	F6	F8	F2						

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1				Load1					

Tomasulo Example Cycle 2

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Exec Write</i>			Busy	Address
			<i>Issue</i>	<i>Comp</i>	<i>Result</i>		
L.D	F6	34+	R2	1		Load1	Yes 34+R2
L.D	F2	45+	R3	2		Load2	Yes 45+R3
MUL.D	F0	F2	F4			Load3	No
SUB.D	F8	F6	F2				
DIV.D	F10	F0	F6				
ADD.D	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2	<i>FU</i>		Load2		Load1					

Tomasulo Example Cycle 3

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
L.D	F6	34+	R2	1	3	Load1	Yes 34+R2
L.D	F2	45+	R3	2		Load2	Yes 45+R3
MUL.D	F0	F2	F4	3		Load3	No
SUB.D	F8	F6	F2				
DIV.D	F10	F0	F6				
ADD.D	F6	F8	F2				

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MUL.D		R(F4)	Load2	
	Mult2	No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations; MUL.D issued vs. scoreboard

Tomasulo Example Cycle 4

Instruction status:

Instruction status:				Exec Write				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4		Load2	Yes 45+R3
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4				
DIV.D	F10	F0	F6					
ADD.D	F6	F8	F2					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
Add1	Yes	SUBD	M(A1)				Load2
Add2	No						
Add3	No						
Mult1	Yes	MUL.D			R(F4)	Load2	
Mult2	No						

Register result status:

Clock		$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
4	FU	Mult1	Load2		M(A1)	Add1				

Tomasulo Example Cycle 5

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Exec Write</i>				<i>Busy Address</i>	
			<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4				
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
2	Add1	Yes	SUB.D	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock										
	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
5	FU									
	Mult1	M(A2)		M(A1)	Add1	Mult2				

Tomasulo Example Cycle 6

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
L.D	F6	34+	R2	1	3	4	Load1
L.D	F2	45+	R3	2	4	5	Load2
MUL.D	F0	F2	F4	3			Load3
SUB.D	F8	F6	F2	4			
DIV.D	F10	F0	F6	5			
ADD.D	F6	F8	F2	6			

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
1	Add1	Yes	SUB.D	M(A1)	M(A2)		
	Add2	Yes	ADD.D		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	FU	Mult1	M(A2)		Add2	Add1	Mult2		

- Issue ADD.D here vs. scoreboard?

Tomasulo Example Cycle 7

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Exec Write</i>				Busy	Address
			<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7			
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6				

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	Yes	SUB.D	M(A1)	M(A2)		
	Add2	Yes	ADD.D		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	FU								
	Mult1	M(A2)		Add2	Add1	Mult2			

Tomasulo Example Cycle 8

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6				

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
2	Add2	Yes	ADD.D	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

Tomasulo Example Cycle 9

Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6				

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
1	Add2	Yes	ADD.D	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Tomasulo Example Cycle 10

Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10			

Reservation Stations:

<i>on Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
0	Add2	Yes	ADD.D	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

Tomasulo Example Cycle 11

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
L.D	F6	34+	R2	1	3	4	Load1
L.D	F2	45+	R3	2	4	5	Load2
MUL.D	F0	F2	F4	3			Load3
SUB.D	F8	F6	F2	4	7	8	
DIV.D	F10	F0	F6	5			
ADD.D	F6	F8	F2	6	10	11	

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	FU	Mult1	M(A2)		(M-M+M)	(M-M)	Mult2		

- Write result of ADD.D here vs. scoreboard?
- All quick instructions complete in this cycle!

Tomasulo Example Cycle 12

Instruction status:

<i>Instruction status:</i>				<i>Exec Write</i>				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1 S2 RS RS</i>			
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
3	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0 F2 F4 F6 F8 F10 F12 ... F30</i>									
	FU									
12	Mult1 M(A2) (M-M+M (M-M) Mult2									

Tomasulo Example Cycle 13

Instruction status:

<i>Instruction status:</i>				<i>Exec Write</i>				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1 S2 RS RS</i>			
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0 F2 F4 F6 F8 F10 F12 ... F30</i>									
	FU									
13	Mult1 M(A2) (M-M+M (M-M) Mult2									

Tomasulo Example Cycle 14

Instruction status:

<i>Instruction status:</i>				<i>Exec Write</i>				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3			Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1 S2 RS RS</i>			
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0 F2 F4 F6 F8 F10 F12 ... F30</i>									
	FU									
14	Mult1	M(A2)		(M-M+M	(M-M)	Mult2				

Tomasulo Example Cycle 15

Instruction status:

<i>Instruction status:</i>				<i>Exec Write</i>				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3	15		Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1 S2 RS RS</i>			
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MUL.D	M(A2)	R(F4)		
	Mult2	Yes	DIV.D		M(A1)	Mult1	

Register result status:

Clock	<i>F0 F2 F4 F6 F8 F10 F12 ... F30</i>									
	FU									
15	Mult1	M(A2)		(M-M+M	(M-M)	Mult2				

Tomasulo Example Cycle 16

Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3	15	16	Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIV.D	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16	FU	M*F4	M(A2)		(M-M+M	(M-M)	Mult2		

(skip a couple of cycles)

Tomasulo Example Cycle 55

Instruction status:

<i>Instruction status:</i>				<i>Exec Write</i>				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1	No
L.D	F2	45+	R3	2	4	5	Load2	No
MUL.D	F0	F2	F4	3	15	16	Load3	No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5				
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1 S2 RS RS</i>			
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIV.D	M*F4	M(A1)		

Register result status:

Clock	<i>F0 F2 F4 F6 F8 F10 F12 ... F30</i>									
	FU M*F4 M(A2) (M-M+M (M-M) Mult2									

Tomasulo Example Cycle 56

Instruction status:

<i>Instruction status:</i>				<i>Exec Write</i>				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
L.D	F6	34+	R2	1	3	4	Load1 Load2 Load3	No
L.D	F2	45+	R3	2	4	5		No
MUL.D	F0	F2	F4	3	15	16		No
SUB.D	F8	F6	F2	4	7	8		
DIV.D	F10	F0	F6	5	56			
ADD.D	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1 S2 RS RS</i>			
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIV.D	M*F4	M(A1)		

Register result status:

Clock	<i>F0 F2 F4 F6 F8 F10 F12 ... F30</i>									
	FU M*F4 M(A2) (M-M+M (M-M) Mult2									

Tomasulo Example Cycle 57

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Exec Write</i>			Busy	Address
			<i>Issue</i>	<i>Comp</i>	<i>Result</i>		
L.D	F6	34+	R2	1	3	4	Load1
L.D	F2	45+	R3	2	4	5	Load2
MUL.D	F0	F2	F4	3	15	16	Load3
SUB.D	F8	F6	F2	4	7	8	
DIV.D	F10	F0	F6	5	56	57	
ADD.D	F6	F8	F2	6	10	11	

Reservation Stations:

Time	Name	Busy	<i>Op</i>	<i>S1</i>		<i>S2</i>		<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>		
	Add1	No							
	Add2	No							
	Add3	No							
	Mult1	No							
	Mult2	Yes	DIV.D	M*F4	M(A1)				

Register result status:

Clock										
	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
56	FU									
	M*F4	M(A2)		(M-M+M	(M-M)	Result				

- Once again: In-order issue, out-of-order execution and completion.

Compare to Scoreboard Cycle 62

Instruction status:

<i>Instruction status:</i>				<i>Read</i>	<i>Exec</i>	<i>Write</i>	
Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>
L.D	F6	34+	R2	1	2	3	4
L.D	F2	45+	R3	5	6	7	8
MUL.D	F0	F2	F4	6	9	19	20
SUB.D	F8	F6	F2	7	9	11	12
DIV.D	F10	F0	F6	8	21	61	62
ADD.D	F6	F8	F2	13	14	16	22

	Exec <i>Issue Comp</i>	Write <i>Result</i>
1	3	4
2	4	5
3	15	16
4	7	8
5	56	57
6	10	11

- Why take longer on scoreboard?
 - Structural Hazards
 - Lack of forwarding