



- Invented by Robert Tomasulo and used by the IBM 360/91 floating-point unit
- Key Idea: RAW hazard are avoided by executing an instruction only when its operands are available
- Key Idea: WAR & WAW hazard are avoided by using Register renaming



Consider the following example code sequence:

DIV.D F0, F2, F4

ADD.D F6, F0, F8

S.D F6, O(R1)

SUB.D F8, F10, F14

MUL.D F6, F10, F8



### With renaming:

DIV.D F0, F2, F4

ADD.D S, F0, F8

S.D O(R1), S

SUB.D T, F10, F14

MUL.D F6, F10, T



- Motivation (i.e., problem of IBM 360)
  - 4 double-precision FP registers
  - Long memory accesses
  - Long floating-point delays



- IBM 360 uses pipelined functional units vs. multiple functional units
- The following floating-point operations could be accommodated by IBM 360:
  - 3 FP adder
  - 2 FP multiplier
  - Up to 6 FP loads & 3 FP stores could be outstanding via load data buffers & store data buffers




- Register renaming is done via reservation station
- Reservation station is a buffer for the *operands* of instructions waiting to issue
- Reservation station is used as follows:
  - Fetches / buffers an operand as soon as it is available
  - Pending instructions designate the reservation station that will provide their input
  - If successive writes to a register occur, only the last one is actually used to update the register



- 2 Significant differences between Tomasulo & Scoreboarding:
  - Hazard detection & execution control are decentralized for Tomasulo (via reservation stations) while scoreboarding is centralized
  - For Tomasulo, results are passed directly to functional units from the "buffered" reservation stations while scoreboarding is through the registers





Course Notes on Computer Architecture Roger Luis Uy, DLSU-CCS



- Basic structure of a Tomasulo-based FP unit for MIPS:
  - Reservation stations:
    - Instructions that have been issued & are awaiting execution at a functional unit
    - Operands for the instruction if they have already been computed or the source operands
    - Information needed to control the instruction once it has begun execution at the unit (i.e., used to detect & resolve hazards)



- Basic structure of a Tomasulo-based FP unit for MIPS:
  - FP operation queue: instructions are fetched and placed in this queue
  - Load buffers: hold data coming from memory
  - Store buffers: hold addresses going to memory
  - FP registers & FU: a pair of busses
  - FP registers & store buffers: single bus
  - FU & memory: common data bus (CDB)
  - CDB: connected to everywhere except load buffers
  - Tag field: all buffers & reservation stations



- Three cycles/steps for Tomasulo:
  - Issue
  - Execute
  - Write result



- Issue cycle:
  - Get instruction from the FP operation queue
  - If FP operation, issue it if there is an empty reservation station
  - Operands are send from the registers to the reservation station
  - If load/store: issue if there is an available buffer
  - If no empty reservation station or empty buffer, then there is a structural hazard
  - Register renaming



### Execute cycle:

- If one more more of the operands is not available, monitor the CDB while waiting for the register to be computed
- If an operand is available, placed into the corresponding reservation station
- If all operands are available, execute the operation
- Checks for RAW hazards



- Write result cycle:
  - If result is available, write it on the CDB then from there to registers & reservation stations



- Three major differences between scoreboarding & Tomasulo with regards to the cycles:
  - No checking of WAW & WAR hazards (register renaming)
  - CDB is used to broadcast results rather than waiting on the registers
  - Load & stores are treated as basic functional units



- Concept of Tag field:
  - Tags are essentially names for an extended set of virtual registers used in renaming
  - Describes which reservation station contains the instruction that will produce a result needed as a source operand
  - Tag value of 0: indicate that the operand is already available in the registers



- More reservation stations than actual registers numbers implies that WAW & WAR hazards can be reduced by renaming results using reservation station numbers
- Reservation station vs. Reorder buffer



### Tomasulo Approach & MIPS64

- Three table for the Tomasulo:
  - Instruction Status
    - Op The operation to perform on source operands S1 & S2
    - Qj, Qk The reservation stations that will produce the corresponding source operand. A value of 0 indicates that the source operand is already available
    - Vj, Vk The value of the source operands
  - Reservation stations
  - Register status
    - Qi The number of the reservation station that contains the operation whose result should be stored into this register or into memory

Instruction state	Wait until	Action or bookkeeping
Issue FP operation	Station r empty	<pre>if (RegisterStat[rs].Qi¦0)     {RS[r].Qj ← RegisterStat[rs].Qi} else {RS[r].Vj ← Regs[rs]; RS[r].Qj ← 0}; if (RegisterStat[rt].Qi¦0)     {RS[r].Qk ← RegisterStat[rt].Qi else {RS[r].Vk ← Regs[rt]; RS[r].Qk ← 0}; RS[r].Busy ← yes; RegisterStat[rd].Q ← r;</pre>
Load or store	Buffer r empty	<pre>if (RegisterStat[rs].Qi¦0)     {RS[r].Qj ← RegisterStat[rs].Qi} else {RS[r].Vj ← Regs[rs]; RS[r].Qj ← 0}; RS[r].A ← imm; RS[r].Busy ← yes;</pre>
Load only		RegisterStat[rt].Qi $\leftarrow$ r;
Store only		<pre>if (RegisterStat[rt].Qi¦0)    {RS[r].Qk ← RegisterStat[rs].Qi}   else {RS[r].Vk ← Regs[rt]; RS[r].Qk ← 0};</pre>
Execute FP operation	(RS[r].Qj = 0) and (RS[r].Qk = 0)	Compute result: operands are in Vj and Vk
Load/store step 1	RS[r].Qj = 0 & r is head of load-store queue	$RS[r].A \leftarrow RS[r].Vj + RS[r].A;$
Load step 2	Load step 1 complete	Read from Mem[RS[r].A]
Write result FP operation or load	Execution complete at r & CDB available	<pre>∀x(if (RegisterStat[x].Qi=r) {Regs[x] ← result;     RegisterStat[x].Qi ← 0}); ∀x(if (RS[x].Qj=r) {RS[x].Vj ← result;RS[x].Qj ←     0}); ∀x(if (RS[x].Qk=r) {RS[x].Vk ← result;RS[x].Qk ←     0}); RS[r].Busy ← no;</pre>
Store	Execution complete at r & RS[r].Qk = 0	Mem[RS[r].A] ← RS[r].Vk; RS[r].Busy ← no;



# Tomasulo Approach Example

Show the status table using Tomasulo approach based on the code fragment below. Assume that FP add will take 2 clock cycles, multiply will take 10 clock cycles and divide will take 40 clock cycles

> L.D F6, 34(R2)

> L.D F2, 45(R3)

MUL.D F0, F2, F4

SUB.D F8, F6, F2

DIV.D F10, F0, F6

OD.D F6, F8, F2 Course Notes on Computer Architecture ADD.D

Roger Luis Uy, DLSU-CCS

### Tomasulo Example

#### Instruction status:

Exec Write

Instruction	n	j	$\boldsymbol{k}$	Issue	Comp	Result
L.D	F6	34+	R2			
L.D	F2	45+	R3			
MUL.D	F0	F2	F4			
SUB.D	F8	F6	F2			
DIV.D	F10	F0	F6			
ADD.D	F6	F8	F2			

Busy Address
Load1 No
Load2 No
Load3 No

#### Reservation Stations:

S1 S2 RS RS

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

#### Register result status:

Clock

FU

*F0 F2* 

*F4* 

*F6* 

F8


F10


*F12* 

.. F30

*S*2


#### Instruction status:








SI



#### Reservation Stations:



### Register result status:

Clock 1



RS


RS


F30


*S*2

RS

#### Instruction status:







#### Reservation Stations:

SI

### Register result status:

Clock

2



RS

*S*2


RS

#### Instruction status:

Instruction	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	
L.D	F2	45+	R3	2		
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2			
DIV.D	F10	FO	F6			
ADD.D	F6	F8	F2			

	Busy	Address
Load1	Yes	34+R2
Load2	Yes	45+R3
Load3	No	

#### Reservation Stations:



SI

### Register result status:

Clock 3



RS

 Note: registers names are removed ("renamed") in Reservation Stations; MUL.D issued vs. scoreboard

#### Instruction status:

Instruction	n	j	$\boldsymbol{k}$	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4		
DIV.D	F10	F0	F6			
ADD.D	F6	F8	F2			

	Busy	Address
Load1	No	
Load2	Yes	45+R3
Load3	No	

#### Reservation Stations:

```
Time Name Busy Op Vj Vk Qj Qk
Add1 Yes SUBD M(A1) Load2
Add2 No
Add3 No
Mult1 Yes MUL.D R(F4) Load2
Mult2 No
```

### Register result status:

4

$$FU$$
 [

$$\frac{4 \quad F6}{M(A1)}$$

#### Instruction status:

Instruction	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4		
DIV.D	F10	F0	F6	5		
ADD.D	F6	F8	F2			

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

```
Time Name Busy Op
                                Vk
                         V_{j}
                                      Q_{j}
                                             Ok
   2 Add1
            Yes SUB.D M(A1) M(A2)
     Add2
            No
     Add3
            No
  10 Mult1
            Yes MUL.D M(A2) R(F4)
     Mult2 | Yes
                 DIV.D
                              M(A1) Mult1
```

### Register result status:

$$F0$$
  $F2$ 

F8

#### Instruction status:

Instruction	n	j	$\boldsymbol{k}$	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4		
DIV.D	F10	FO	<b>F</b> 6	5		
ADD.D	F6	F8	F2	6		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

SI

```
1 Add1 Yes SUB.D M(A1) M(A2)
Add2 Yes ADD.D M(A2) Add1
Add3 No
9 Mult1 Yes MUL.D M(A2) R(F4)
Mult2 Yes DIV.D M(A1) Mult1
```

### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

*S*2

RS

RS

6 FU Mult1 M(A2) Add2 Add1 Mult2

### · Issue ADD.D here vs. scoreboard?

#### Instruction status:

Exec	Write

Instruction	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4	7	
DIV.D	F10	F0	F6	5		
ADD.D	F6	F8	F2	6		

	Busy	Address
Load1		
Load2	No	
Load3	No	

#### Reservation Stations:

SI

ne mame	Dusy	Op	vj	VK	$\mathcal{L}J$	$\mathcal{Q}^{\kappa}$
0 Add1	Yes	SUB.D	M(A1)	M(A2)		
Add2	Yes	ADD.D		M(A2)	Add1	
Add3	No					
8 Mult1	Yes	MUL.D	M(A2)	R(F4)		
Mult2	Ves	DIVD		$M(\Delta 1)$	Mult1	

### Register result status:

*S*2

RS

RS

#### Instruction status:

Instruction	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	F0	F6	5		
ADD.D	F6	F8	F2	6		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

SI

Add1 No
2 Add2 Yes ADD.D (M-M) M(A2)
Add3 No
7 Mult1 Yes MUL.D M(A2) R(F4)

Mult2 Yes DIV.D M(A1) Mult1

### Register result status:

*S*2

RS

RS

8 FU Mult1 M(A2) Add2 (M-M) Mult2

Write

8

#### Instruction status:

Instruction

L.D

L.D

MUL.D

SUB.D

DIV.D

ADD.D

<b>.</b>			LACC	******
j	$\boldsymbol{k}$	Issue	Comp	Result
34+	R2	1	3	4
45+	R3	2	4	5
F2	F4	3		

Frec

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

### Reservation Stations:

F6

F2

FO

F8

F10

F6

F6

FO

F8

F2

F6

F2

1 Add2 Yes ADD.D (M-M) M(A2) Add3 No

5

6 Mult1 Yes MUL.D M(A2) R(F4) Mult2 DIV.D Yes M(A1) Mult1

### Register result status:

Clock F10 F0F2F4 F6 F8 F12 F30 Mult1 9 FUM(A2)Add2 (M-M) Mult2

#### Instruction status:

Instruction	on	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	F0	F6	5		
ADD.D	F6	F8	F2	6	10	

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

```
        Time
        Name
        Busy
        Op
        Vj
        Vk
        Qj
        Qk

        Add1
        No

        0 Add2
        Yes
        ADD.D
        (M-M)
        M(A2)

        Add3
        No

        5 Mult1
        Yes
        MUL.D
        M(A2)
        R(F4)

        Mult2
        Yes
        DIV.D
        M(A1)
        Mult1
```

### Register result status:

#### Instruction status: Exec Write Comp Result Instruction $\boldsymbol{k}$ Issue Busy Address L.D F6 34 +R2 3 4 Load1 No L.D F2 45 +**R3** 4 5 Load2 No MUL.D F2 F4 FO Load3 No SUB.D F8 7 8 F6 F2 DIV.D F10 **F6** FO ADD.D F8 F2 F6 10 11 Reservation Stations: SI *S*2 RS RS Time Name Busy $V_{i}$ Vk $Q_{i}$ OkOpAdd1 No Add2 No Add3 No MUL.D M(A2) R(F4)4 Mult1 Yes

### Register result status:

Mult2

Yes

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
11	FU	Mult1	M(A2)	(	(M-M+N)	(M-M)	Mult2			

M(A1) Mult1

· Write result of ADD.D here vs. scoreboard?

DIV.D

· All quick instructions complete on interprise coycle!

Roger Luis Uy, DLSU-CCS

#### Instruction status:

	TT7 .
Exec	Write

Instructio	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	FO	<b>F</b> 6	5		
ADD.D	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3		

#### Reservation Stations:

```
Time Name Busy
                 Op
     Add1
            No
     Add2
            No
     Add3
            No
   3 Mult1
           Yes MUL.D M(A2) R(F4)
     Mult2
           Yes
                DIV.D
                             M(A1) Mult1
```

### Register result status:

$$(M-M+M(M-M) Mult2)$$

*F*6

#### Instruction status:

Instructio	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	FO	<b>F</b> 6	5		
ADD.D	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

```
        Time
        Name
        Busy
        Op
        Vj
        Vk
        Qj
        Qk

        Add1
        No

        Add2
        No

        Add3
        No

        2 Mult1
        Yes
        MUL.D
        M(A2)
        R(F4)

        Mult2
        Yes
        DIV.D
        M(A1)
        Mult1
```

### Register result status:

#### Instruction status:

Instructio	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	F0	F6	5		
ADD.D	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

S1

Add1 No Add2 No Add3 No

1 Mult1 Yes MUL.D M(A2) R(F4)

Mult2 Yes DIV.D M(A1) Mult1

### Register result status:

*S*2

RS

RS

14 FU Mult1 M(A2) (M-M+N(M-M) Mult2

#### Instruction status:

Instruction	on	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3	15	
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	F0	F6	5		
ADD.D	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

```
Time Name Busy
                 Op
     Add1
            No
     Add2
            No
     Add3
            No
   0 Mult1
           Yes MUL.D M(A2) R(F4)
     Mult2
           Yes
                DIV.D
                             M(A1) Mult1
```

### Register result status:

$$F0$$
  $F2$ 

$$(M-M+M(M-M) Mult2$$

*F*6

#### Instruction status: Exec Write Busy Address Issue Comp Result Instruction kL.D R2 3 4 No F6 34 +Load1 L.D F2 45 +**R3** 4 5 Load2 No MUL.D F0 F2 F4 15 16 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 F0 5 F6 ADD.D F6 F8 F2 10 11 Reservation Stations: SI*S*2 RS RS $V_i$ VkQkTime Name Busy $Q_{j}$ OpAdd1 No Add2 No Add3 No

DIV.D M\*F4 M(A1)


### Register result status:

Mult1

40 Mult2

No

Yes



# (skip a couple of cycles)

#### Instruction status:

Exec	Write
	11111

Instructio	n	j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3	15	16
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	FO	<b>F</b> 6	5		
ADD.D	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

```
Time Name Busy
                 Op
     Add1
            No
     Add2
            No
     Add3
            No
     Mult1
            No
   1 Mult2 | Yes
                DIV.D M*F4 M(A1)
```

### Register result status:

$$F0$$
  $F2$   $M*F4$   $M(A2)$ 

$$FU$$
 M\*F4 M(A2)

$$(M-M+M(M-M) Mult2$$

#### Instruction status:

$V_{I}$	ite
	Vi

Instruction		j	k	Issue	Comp	Result
L.D	F6	34+	R2	1	3	4
L.D	F2	45+	R3	2	4	5
MUL.D	F0	F2	F4	3	15	16
SUB.D	F8	F6	F2	4	7	8
DIV.D	F10	F0	F6	5	56	
ADD.D	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

#### Reservation Stations:

S1

### Register result status:

Clock 56

 $_{FU}$   $\lceil$ 

F0 F2

*F4* 

*S*2

*F6* 

RS

F8


RS

F10

F12

. F30

M\*F4 M(A2) (M-M+N(M-M) Mult2




DIV.D M\*F4 M(A1)

### Register result status:

Mult2

Yes




· Once again: In-order issue, out-of-order execution Course Notes on Computer Architecture and completion.

Roger Luis Uy, DLSU-CCS

### Compare to Scoreboard Cycle 62

Instruction status:					Read	Exec	Write	•
Instruction		j	k	Issue	Oper	Comp	Resul	t
L.D	F6	34+	R2	1	2	3	4	
L.D	F2	45+	R3	5	6	7	8	
MUL.D	F0	F2	F4	6	9	19	20	
SUB.D	F8	F6	F2	7	9	11	12	
DIV.D	F10	F0	F6	8	21	61	62	
ADD.D	F6	F8	F2	13	14	16	22	



- · Why take longer on scoreboard?
  - · Structural Hazards
  - Lack of forwarding