

CprE 3810: Computer Organization and Assembly Level Programming

Team Contract – Project Part 2

Project Teams Group #: F_03

Team Members: Peter Knipper

Austin Hunwardsen

Course Goals:

- *learn about computer architecture*
- *understand security risks posed by hardware primitives*
- *pass the course*
- *explain the workings of a computer from gates to C*

Team Expectations:

- **Conduct:** *Get assigned responsibilities done by the deadline.*
- **Communication:** *Text communication will work best for the group*
- **Group conventions:** *tb_ for test benches. i_ for inputs, o_ for outputs, s_ for signals. Dataflow for simple components, structural for more technical. Waveform simulation. Follow the given tb file format that was given in labs 1 and 2. Do files will be used towards the end of the project. Github will be used for version control. Comment above block what the block is doing. In testbench, give desired output.*
- **Meetings:** *We will expect to work on the project on weekends. Times of availability would be 11:00am-2:00pm on Saturday and Sunday. Otherwise, we can meet virtually via Discord if major problems arise.*
- **Peer Evaluation Criteria:** *Effort will be determined by getting project work done on time and reaching out to the other if stuck or lost in they should be doing. Contribution has been decided by the role responsibilities table listed below. If confused, the other can help out.*

Role Responsibilities:

Lab Part		Estimated Time	Design		Test	
			Lead	Deadline	Lead	Deadline
Software-Scheduled Pipeline	Control Signals	0.5 hr	Peter	11/06	Austin	11/06
	Datapath	3 hr	Austin	11/06	Peter	11/06
	Testing	3 hr	Peter	11/06	Austin	11/06
	Synthesis (human effort)	0.5 hr	Austin	11/06	Peter	11/06
Hardware-Scheduled Pipeline	Pipeline Register Update	1 hr	Peter	11/13	Austin	11/13
	Data Hazard Avoidance	4 hr	Peter	11/13	Austin	11/13
	Control Hazard Avoidance	2-6 hr based on group size	Austin	11/20	Peter	11/20
	Integration (Hardware-Schedule Pipeline)	3 hr	Peter	11/20	Austin	11/20
	Testing	3 hr	Austin	11/2	Peter	11/2
	Synthesis	0.5 hr	Austin	11/2	Peter	11/2

Integrity of Work: We agree that the work we provide to other team members and ultimately submit for a grade is a direct result of our own work as described in the course syllabus. Specifically, we will generate all VHDL code ourselves and not copy VHDL code from online sources, other groups, book companion material, or past student projects to which anyone outside of my team has contributed.

Student Signature Peter Knipper

Date 10/30/25

Student Signature Austin Hunwardsen

Date 10/30/25