ELECTRONIC DEVICES AND CIRCUIT THEORY

TENTH EDITION

BOYLESTAD



PEARSON


Chapter 4
DC Biasing-BJTs

Biasing

Biasing: The DC voltages applied to a transistor in order to turn it on so that it can amplify the AC signal.

Operating Point

The DC input establishes an operating or quiescent point called the Q-point.



The Three States of Operation

• Active or Linear Region Operation

Base–Emitter junction is forward biased

Base–Collector junction is reverse biased

• Cutoff Region Operation
Base–Emitter junction is reverse biased

• Saturation Region Operation


Base-Emitter junction is forward biased

Base-Collector junction is forward biased

DC Biasing Circuits

- Fixed-bias circuit
- Emitter-stabilized bias circuit
- Collector-emitter loop
- Voltage divider bias circuit
- DC bias with voltage feedback

Fixed Bias




The Base-Emitter Loop

From Kirchhoff's voltage law:

$$+V_{CC}-I_{B}R_{B}-V_{BE}=0$$

Solving for base current:

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{R}}$$




Collector-Emitter Loop

Collector current:

$$I_{C} = \beta I_{B}$$

From Kirchhoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C$$



Saturation

When the transistor is operating in saturation, current through the transistor is at its *maximum* possible value.

$$I_{Csat} = \frac{V_{CC}}{R_{C}}$$

$$V_{CE} \cong 0 V$$

Load Line Analysis


The end points of the load line are:

I_{Csat}

$$I_C = V_{CC} / R_C$$
$$V_{CE} = 0 V$$

V_{CEcutoff}


$$V_{CE} = V_{CC}$$
$$I_C = 0 \text{ mA}$$



The *Q*-point is the operating point:

- where the value of R_B sets the value of I_B
- that sets the values of V_{CE} and I_{C}


Circuit Values Affect the Q-Point



more ...




Circuit Values Affect the Q-Point



more ...




Circuit Values Affect the Q-Point



Emitter-Stabilized Bias Circuit

Adding a resistor (R_E) to the emitter circuit stabilizes the bias circuit.



Base-Emitter Loop

From Kirchhoff's voltage law:


$$+ V_{CC} - I_E R_E - V_{BE} - I_E R_E = 0$$

Since
$$I_E = (\beta + 1)I_B$$
:

$$V_{CC} - I_B R_B - (\beta + 1)I_B R_E = 0$$

Solving for I_R:

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B} + (\beta + 1)R_{E}}$$



Collector-Emitter Loop

From Kirchhoff's voltage law:


$$I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$

Since $I_E \cong I_C$:

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

Also:

$$\begin{aligned} \mathbf{V_E} &= \mathbf{I_E} \mathbf{R_E} \\ \mathbf{V_C} &= \mathbf{V_{CE}} + \mathbf{V_E} = \mathbf{V_{CC}} - \mathbf{I_C} \mathbf{R_C} \\ \mathbf{V_B} &= \mathbf{V_{CC}} - \mathbf{I_R} \mathbf{R_B} = \mathbf{V_{BE}} + \mathbf{V_E} \end{aligned}$$





Improved Biased Stability

Stability refers to a circuit condition in which the currents and voltages will remain fairly constant over a wide range of temperatures and transistor Beta (β) values.

Adding RE to the emitter improves the stability of a transistor.

Saturation Level





The endpoints can be determined from the load line.

$$V_{CEcutoff}$$
:

$$V_{CE} = V_{CC}$$

$$I_C = 0 \, \text{mA}$$


$$V_{CE} = 0 V$$

$$I_{C} = \frac{V_{CC}}{R_{C} + R_{E}}$$

Voltage Divider Bias

This is a very stable bias circuit.

The currents and voltages are nearly independent of any variations in β .



Approximate Analysis

Where $I_B \ll I_1$ and $I_1 \cong I_2$:


$$V_{B} = \frac{R_2 V_{CC}}{R_1 + R_2}$$

Where $\beta R_E > 10R_2$:

$$I_{E} = \frac{V_{E}}{R_{E}}$$
$$V_{E} = V_{B} - V_{BE}$$

From Kirchhoff's voltage law:

$$\begin{aligned} \mathbf{V}_{\mathrm{CE}} &= \mathbf{V}_{\mathrm{CC}} - \mathbf{I}_{\mathrm{C}} \mathbf{R}_{\mathrm{C}} - \mathbf{I}_{\mathrm{E}} \mathbf{R}_{\mathrm{E}} \\ \mathbf{I}_{\mathrm{E}} &\cong \mathbf{I}_{\mathrm{C}} \\ \mathbf{V}_{\mathrm{CE}} &= \mathbf{V}_{\mathrm{CC}} - \mathbf{I}_{\mathrm{C}} (\mathbf{R}_{\mathrm{C}} + \mathbf{R}_{\mathrm{E}}) \end{aligned}$$



Voltage Divider Bias Analysis

Transistor Saturation Level

$$I_{Csat} = I_{Cmax} = \frac{V_{CC}}{R_C + R_E}$$

Load Line Analysis

Cutoff:

$$V_{CE} = V_{CC}$$

 $I_C = 0mA$


Saturation:

$$I_{C} = \frac{V_{CC}}{R_{C} + R_{E}}$$
$$V_{CE} = 0V$$

DC Bias with Voltage Feedback

Another way to improve the stability of a bias circuit is to add a feedback path from collector to base.

In this bias circuit the Q-point is only slightly dependent on the transistor beta, β .



Base-Emitter Loop

From Kirchhoff's voltage law:


$$V_{CC} - I_C'R_C - I_BR_B - V_{BE} - I_ER_E = 0$$

Where $I_R \ll I_C$:

$$\mathbf{I'C} = \mathbf{IC} + \mathbf{IB} \cong \mathbf{IC}$$

Knowing $I_C = \beta I_B$ and $I_E \cong I_C$, the loop equation becomes:

$$\mathbf{V_{CC}} - \beta \mathbf{I_B} \mathbf{R_C} - \mathbf{I_B} \mathbf{R_B} - \mathbf{V_{BE}} - \beta \mathbf{I_B} \mathbf{R_E} = \mathbf{0}$$



Solving for I_B:

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B} + \beta(R_{C} + R_{E})}$$

Collector-Emitter Loop

Applying Kirchoff's voltage law:


$$\mathbf{I}_{\mathbf{E}} + \mathbf{V}_{\mathbf{CE}} + \mathbf{I'}_{\mathbf{C}} \mathbf{R}_{\mathbf{C}} - \mathbf{V}_{\mathbf{CC}} = \mathbf{0}$$

Since $I'_C \cong I_C$ and $I_C = \beta I_B$:

$$I_{C}(R_{C} + _{RE}) + V_{CE} - V_{CC} = 0$$

Solving for V_{CE} :

$$\mathbf{V}_{\mathbf{CE}} = \mathbf{V}_{\mathbf{CC}} - \mathbf{I}_{\mathbf{C}}(\mathbf{R}_{\mathbf{C}} + \mathbf{R}_{\mathbf{E}})$$



Base-Emitter Bias Analysis

Transistor Saturation Level

$$I_{Csat} = I_{Cmax} = \frac{V_{CC}}{R_C + R_E}$$

Load Line Analysis

Cutoff:


$$\mathbf{V}_{\mathrm{CE}} = \mathbf{V}_{\mathrm{CC}}$$
$$\mathbf{I}_{\mathrm{C}} = \mathbf{0} \, \mathbf{m} \mathbf{A}$$

Saturation:

$$I_{C} = \frac{V_{CC}}{R_{C} + R_{E}}$$
$$V_{CE} = 0 V$$

Transistor Switching Networks

Transistors with only the DC source applied can be used as electronic switches.



Switching Circuit Calculations

Saturation current:

$$I_{Csat} = \frac{V_{CC}}{R_C}$$


To ensure saturation:

$$I_B > \frac{I_{Csat}}{\beta_{dc}}$$

Emitter-collector resistance at saturation and cutoff:

$$\mathbf{R_{sat}} = \frac{\mathbf{V_{CEsat}}}{\mathbf{I_{Csat}}}$$

$$R_{cutoff} = \frac{V_{CC}}{I_{CEO}}$$




Switching Time

Transistor switching times:

$$t_{on} = t_r + t_d$$

$$t_{off} = t_s + t_f$$



Troubleshooting Hints

- Approximate voltages
 - $V_{RE} \cong .7$ V for silicon transistors
 - $V_{CE}\cong 25\%$ to 75% of V_{CC}
- Test for opens and shorts with an ohmmeter.
- Test the solder joints.
- Test the transistor with a transistor tester or a curve tracer.
- Note that the load or the next stage affects the transistor operation.

PNP Transistors

The analysis for *pnp* transistor biasing circuits is the same as that for *npn* transistor circuits. The only difference is that the currents are flowing in the opposite direction.