



ข้อสอบไม่นำเข้าห้องสมุด
Seat No

King Mongkut's University of Technology Thonburi Final Exam, 1st Semester, Academic Year 2016

CPE 325 Computer Architecture and Systems

Date: November 23th, 2016

Department: CPE, AE, 3rd year

Time 13:00-16:00

Instruction

- 1. This 11-page exam contains 6 questions for a total of 100 points.
- 2. The answers must be written in this exam paper. Please read the instructions carefully.
- 3. A calculator and a paper dictionary are allowed.
- 4. A single A4-sized note may be taken into the examination room. The note has to be handed in with the exam.

Students will be punished if they violate any examination rules.

The highest punishment is dismissal.

(Asst. Prof. Marong Phadoongsidhi, Ph.D.)

Author

This exam has been approved by the department of Computer Engineering

(Assoc. Prof. Peerapon Siripongwutikorn)

Program Chairperson

Date 16/11/59

Name	e:Stu	dent ID:	Section:
the pr	uction: This exam has 6 questions for a total problems. Please write your NAME, ID, Section ved to bring with you (1) one A4 sheet of not onary. Hand in your note sheet with the example.	on on EVERY pa es, (2) a calcul	age of the exam. You are ator, and (3) a paper
Quest	stion 1 (15 points)		
	me a computer system employing a one level cach ns, and the access time to the cache is 20ns.	e, where the ac	cess time to the main memory is
a)	Assume the cache hit rate is 95%. What is the av	erage access tir	ne?
b)	Assume the system implements virtual memory assume the CPU loads a word X from main mem entries as well as for the data in memory is 95% Answer	ory. Assume th	e cache hit rate for the page
c)	Assume the same setting as in point (b), but now TLB (the TLB hit rate is 98%), and the access tim time to X?		
	Answer		

Name:	Student ID:	Section:

Question 2 (10 points)

Suppose we have a memory and a direct-mapped cache with the following characteristics.

Memory is byte addressable

- Memory addresses are 16 bits (i.e., the total memory size is 2 = 65536 bytes)
- The cache has 8 rows (i.e., 8 cache lines)
- Each cache row (line) holds 16 bytes of data
- a) Indicate how the 16 address bits are allocated to the offset, index, and tag parts of the address used to reference the cache:

Answer

b) Below is a sequence of four binary memory addresses in the order they are used to reference memory. Assume that the cache is initially empty. For each reference, write down the tag and index bits and indicate whether that reference is a hit or a miss.

Answer

Memory Address	Tag	Index	Hit/Miss
0010 1101 1011 0011			
0000 0110 1111 1100			
0010 1101 1011 1000			
1010 1010 1010 1011			

Name:		, A	Student ID:	Section:
O	2.84	ht. I t t		
Question	1 3: Mu	ltiple choices (10 poin	its)	
1			lementation of the cache memory is	
		 To increase the in 	ternal memory of the system	
			erence in speeds of operation between the	e processor and memory
			eraged access and cycle time	
			overall cost of the computer	
		e. a and b		
		f. b and c		
		g. all of the above		
•			e locality of reference means	
			executed instruction will be executed aga	
		•	executed instruction is temporarily not re	
			ons in the same sub-routine will likely be	executed close to one
		another	and and the standard and the suppose	ad again saan
	2 Tho	•	executed instructions may not be execute	ed again soon
•	s. The	write-through proced a. To write onto me		
			I from memory simultaneously	
			onto both memory and cache	
		d. To write in cache	onto both memory and edene	
		e. None of the abov	e	
	4. For		6-bit address system, if the cache is 1K in	size, the tag field has
		bits.	, , , , , , , , , , , , , , , , , , , ,	,
		a. 12		
		b. 8		
		c. 10		
		d. 4		
		e. 6		
	5. For	4 ways set-associative	e mapping, in a 16-bit address system, if t	he cache is 1K in size, the
	tag	field has bits.		
		a. 12		
		b. 8		
		c. 10		
		d. 4		
		e. 6		
	6. Ide	-	ment about virtual memory organization	
			the memory management unit	66. 1 . 1
			program or a program with large data to re	un more efficiently
			aster memory transfer	
			way to allow multiple programs to be exec	cuted at the same time
		e. a and d		
		f. b and c		
		g. b and d		

h. all of the above

lame:	Student ID:	Section:
-------	-------------	----------

- 7. What is/are true about the page table?
 - a. It is an array indexed by virtual page numbers
 - b. It resides in RAM
 - c. It stores location in swap space on disk
 - d. a and b
 - e. All of the above
 - f. None of the above
- 8. In a multi-processor environment, which protocol can be used to ensure cache coherency?
 - a. Snooping protocol
 - b. Write through protocol
 - c. Directory-based protocol
 - d. Cache update protocol
 - e. a and c
 - f. a, b, and c
 - g. all of the above
- 9. Which mapping function (s) is/are generally used to implement virtual memory
 - a. Fully associative placement
 - b. Set-associative placement
 - c. Direct mapping
 - d. a and b
 - e. All of the above
- 10. The correspondence between the main memory blocks and those in the cache is given by
 - a. Mapping function
 - b. Associativity function
 - c. Replacement function
 - d. Hash function

Name:	Student ID:	Section:

Question 4 (15 points)

Give a brief discussion on the following questions

a) Two of the design choices in a cache are the row size (number of bytes per row or line) and whether each row is organized as a single block of data (direct mapped cache) or as more than one block (2-way or 4-way set associative). The goal of a cache is to reduce overall memory access time. Suppose that we are designing a cache and we have a choice between a direct-mapped cache where each row has a single 64-byte block of data, or a 2-way set associative cache where each row has two 32-byte blocks of data. Which one would you choose and why? Give a brief technical justification for your answer. If the choice would make no difference in performance, then explain why not.

<u>Answer</u>

Name:	Student ID:	Section:
	h that: more data elements per block and fewer l are fewer elements per block but more bl	
	cache's total capacity (amount of data st of each organization? Support your answ ect mapped.	-
<u>Answer</u>		
c) Assume that to read a data ble 1 cycle for address tra 20 cycles per DRAM a		ed are
• 1 cycle per data trans		
For 8-word block, 1-word wid	e DRAM	
Answer Miss penalty =		
For 8-word block, 4-word wid	e DRAM and 4-word wide bus	
Answer Miss penalty =		
For 8-word block, 4-bank inte	rleaved DRAM	
<u>Answer</u> Miss penalty =		

lame:	Student ID:	Section:
-------	-------------	----------

Question 5 (30 points)

(a) (10 pts) Consider a computer and its disk storage system with the following specification:

Program instructions per I/O operation: **300,000** OS instructions per I/O operation: **150,000**

Workload (KB): 64

Processor speed (instructions per second): 5 Billion

I/O bus bandwidth: 1,000 MB/s

Disk average seek time: 3 ms (applied to all cases)

Disk RPM: 15,000

Disk bandwidth: 140 MB/s

Disk controller bandwidth: 600 MB/s

Number of disks supported by the controller: 8

Find the maximum sustainable I/O rate for random disk reads/writes and the number of disks and controllers required to reach this rate. Which part of the system is a performance bottleneck in this scenario?

Name:	Student ID:	Section:
	transaction (i.e., data is written to the memory for protocol. Describe what goes on with the Wresaction.	
	e four main redundancy techniques: hardware and information redundancy. What type of redu	

Name:	Student ID:	Section:
(d) (5 pts) In terms of performance the differences between RAID 0+1	e, cost (i.e., extra number of disks used), a and RAID 5 storage systems.	and fault-tolerance, discuss
(a) (5 a) 5 al i di da		
(e) (5 pts) Explain the terms M11 system? Give an example of a syst	F and MTTR. How do they represent reli em which requires relatively high MTTF an	ability and availability of a d low MTTR.

Name:	Student ID:	Section:

Question 6 (20 points)

(a) (5 pts) Define response time and throughput of a system. Is it always the case that a given system should possess both low response time and high throughput? Explain.

For question (b) and (c), consider two different processors, P1 and P2, implementing the same instruction set architecture. The CPIs for 4 instruction classes for each processor are listed in the table below.

Processor	Clock rate (GHz)	CPI class A	CPI class B	CPI class C	CPI class D
P1	2.0	1	2	1	3
P2	2.3	2	2	2	2

Given a program I_1 with 10^5 instructions divided into classes as follows: 15% class A, 10% class B, 50% class C, and 25% class D.

(b) (8 pts) Calculate the time spent executing program I₁ by each processor. Which one is faster?

Name:	Student ID:	Section:
(c) (7 pts) For each processor, determine the	o weighted average CDI and the numb	or of clock cycles used
to complete program I ₁ .	e weighted average CFF and the numb	er of clock cycles used
F. 68. 2 1		