



King Mongkut's University of Technology Thonburi Final Examination

Semester 1 -- Academic Year 2015

Subject: EIE 334 Microprocessors

For: Electrical Communication and Electronic Engineering, 3rd Yr. (Inter. Program)

Exam Date: Friday November 27th, 2015

Time: 9.00-12.00 pm.

Instructions:-

- 1. This exam consists of 5 problems with a total of 9 pages, including the cover.
- 2. This exam is open books. (but electronics dictionary, smart watch, any communication devices are not allowed)
- 3. Answer each problem on the exam itself.
- 4. A calculator complying with the university rule is allowed.
- 5. **Do not take** any exam papers and answer sheets outside the exam room.

Remarks:-

- Raise your hand when you finish the exam to ask for a permission to leave the exam room.
- Students who fail to follow the exam instruction might eventually result in a failure of the class or may receive the highest punishment with university rules.
- Carefully read the entire exam before you start to solve problems. Before jumping into the mathematics, think about what the question is asking. Investing a few minutes of thought may allow you to avoid twenty minutes of needless calculation!

Exam No.	1	2	3	4	5	TOTAL
Full Score	14	15	24	35	31	119
Graded Score						

Name	Student ID

Mr. Dejwoot KHAWPARISUTH (tel: 9065, 9070) An examiner

(Assoc. Prof. Rardchawadee Silapunt, Ph.D.) Head of Electronic and Telecommunication Engineering Department

ชื่อ-สกุล	รหัส	เลขที่นั่งสอบ
1.] Answer the following briefly but precise.	(for the Cortex-M0 processo	or: NUC140)
		(14 points)
1.1.) Which bit is set by hardware when	PWM group input channel 3	has a falling transition?
ANS: (2 points)		
1.1.1. In which register? ANS:	(2 points)	
1.2.) Which bit determines PWM timer 6	mode? ANS:	_ (2 points)
1.2.1. In which register? ANS:	(2 points)	
1.3.) Which pin (Px.y) can we use for time	ner 2 event counting? ANS: _	
		(2 points)
1.4.) The address of the REGWRPROT	Register: ANS:	(2 points)
1.5.) Which register hold the current val	ue in 16-bit counter of PWM1	? ANS:
		(2 points)
2.] The following multiple choice questions	are for the Cortex-M0 proce	essor:
(wrong answer = -2 pts, no answer =	= 0 pts and correct answer =	= 3 points)
		(15 points)
2.1.) Which of the following is incorrect?		
a. Handler mode is entered as a re	esult of an exception.	
b. 32-bit CISC processor		
c. implements the ARMv6-M Thum	b® instruction set	
d. Thread mode is entered on Rese	et, and can be entered as a	result of an exception
return.		
2.2.) Which of the following is incorrect	(for Exception and Interrupt)	?
a. The highest user-configurable p	riority is denoted as "0".	
b. Software can set four levels of p	riority on some of exceptions	s as well as on all
interrupts.		
c. The default priority of all the use	r-configurable interrupts is ":	3".
d. Reset is the highest priority exce	eption. It is permanently enal	oled and has a fixed

priority of -3.

2.3.) Which of the following is incorrect?

- a. In Handler mode, the processor always uses the main stack.
- b. On reset, the processor loads the MSP with the value from address 0x00000000.
- c. On reset, the processor loads the PC with the value of the reset vector, at address 0x00000004.
- d. The processor has a fixed memory map that provides up to 8GB of addressable memory.

2.4.) Which of the following is incorrect (Timer)?

- a. When TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the24-bit up-timer value as the timer is counting.
- b. If timer interrupt is enabled, the timer asserts its interrupt signal when the associated up-timer value is equal to TCMPR.
- c. While TEXEN = 1, and TEX_EDGE = 01, a 1 to 0 transition on the TEX pin causes the TEXIF to be set.
- d. While TEXIEN = 1, TEXEN = 1, and TEX_EDGE = 10, a 0 to 1 transition on the TEX pin will cause the TEXIF(TEXISR[0]) interrupt flag to be set then the interrupt signal is generated and sent to NVIC to inform CPU.

2.5.) Which of the following is **incorrect** (PWM0)?

- a. When re-start next one-shot operation, the PWMA->CNR0 should be written first.
- b. As PWM0 operate at auto-reload mode, CMR0 and CNR0 should be written first and then set CH0EN bit to 1 to enable PWM0 counter start running.
- c. As PWM0 operate at auto-reload mode, the value of CNR0 will reload to PWM0 counter when it down count reaches zero.
- d. If PWMA->CNR0 is set to zero, PWM0 counter will be held.

3.4.) What is the PWM6 low width in seconds? (6 points)

4.] Write programs for each of the following tasks using as few lines of code as you can usingCortex-M0 instruction set. (35 points)

4.1.) To count the number of ones in R1 and R2 (64 bits) (10 points)
;
; Input: R1, R2
; Output: R0 = the number of ones
;

countOne

mul1020

4.3.) 32-Bit Unsigned Multiplication: To multiply two unsigned 32-bit integers passed in R2 and R3 and return the product in [R5:R4] (64 bits) (15 points)

and R3 and return the product in [R5:R4] (64 bits)
;
; Input: R2,R3
; Output: [R5:R4] = R3 * R2
mul32
 LSLS R6,R2,#16
 LSRS R6,R6,#16 ; R6 = R2[15:0]
 MOV R4,R6
 LSLS R7,R3,#16
 LSRS R7,R7,#16 ; R7 = R3[15:0]
 MULS R4,R7,R4 ; Partial Product: R3[15:0]*R2[15:0]

	msb	R3 [31:0] >	(R2 [31:0]	ISD
			Partial Produ	uct
and the second s			R3[15:0] X R2[15:0]
		Partial I	Product	
		R3[31:16]	X R2[15:0]	
		Partial I	Product	
		R3[15:0] X	R2[31:16]	
	Partial	Product		
+	R3 [31:16]	X R2 [31:16]		
Product:	R5 [31:0]	R4 [31:0]

d	v	ط ف
ชอ-สกุล	รหัส	เลขทนงสอบ

5.] From the following program (from start: till stop :)

(31 points)

Fill the table using only a number in base 16, show the results of the execution.

start

stop

```
ORRS R0,R0,R1
     EORS R1,R1,R2
     ASRS R2,#05
     ADCS R0,R1
     REV16 R1, R5
     BHI SKIP NOP
     NOP
SKIP NOP
     STM R3!, {R4}
     PUSH {R5}
     LDRB R1, [R3,#3]
     SXTH R0,R4
     MULS R4,R5,R4
     CMN R0,R1
     BHS SKIP NOP2
     NOP
SKIP NOP2
     POP {R0,R2,R4}
```

						ag										
114					20.8.8.344	95000000		Branch taken? (Yes/No)			iq.					
Step#	PC		SP					(165/110)	R0 **	R1	R2	R3	R4	R 5		
34 W 15 1			0x2000 04D	4 0	0	0	0		0xF479 3626	0xF0F0 FF00	0x283D 8032	0x2000 04D8	0xD0B8 CE69	0xB8F8 3DA	2	
4	0x00000178	ORRS RO,RO,R1														
2		EORS R1,R1,R2														
3		ASRS R2,#05														
4		ADCS RO,R1			Ī											
- 5		REV16 R1,R5														
- 6		BHI SKIP_NOP													\prod	
7		STM R3!, (R4)														
8		PUSH {R5}														
9		LDRB R1,[R3,#3]														
.10		SXTH RO,R4														
11		MULS R4,R5,R4														
12		CMN RO,R1														
43		BHS SKIP_NOP2													_	
14		NOP													_	
15		POP {R0,R2,R4}													_	
16					_										_	
17									F						_	
. 18					<u> </u>										4	
19																

മ
멸
\$
ೱ
4
22)
Ы

PC ,		90x200004D0	0x200004D1	S 0x200004D2	S 0x200004D3	\$ 0x200004D4	9000004D5	90 0x200004D6	CO 0x200004D7	% 0x200004D8	60 0x200004D9	90 0x200004DA	0x200004DB	0000004DC	OX200004DD	OX200004DE	9x 0x200004DF	01x0 0x200004E0	0x200004E1	0x200004E2	0x200004E3
0x00000178	ORRS RO,RO,R1			1																	
	EORS R1,R1,R2																				
	ASRS R2,#05																				-
	ADCS RO,R1																				
	REV16 R1,R5																				
	BHI SKIP NOP																				
	STM R3!, (R4)																				
	PUSH {R5}																				
	LDRB R1,[R3,#3]		-																		
	SXTH RO,R4																				
	MULS R4,R5,R4																				
	CMN RO,R1																				
	BHS SKIP NOP2																				
	NOP																				
	POP {R0,R2,R4}																				
				-	ļ	ļ			ļ			ļ									
		<u> </u>			ļ	ļ		ļ	ļ	<u> </u>											
		1									L	-					l				