Seat No. _____



King Mongkut's University of Technology Thonburi

Midterm Exam of First Semester, Academic Year 2017

CPE 325 Computer Architecture and Systems

Computer Engineering Department, 3rd Yr.

Section: ABCD

Monday 25th September 2017

13.00-16.00

Instructions

- 1. This examination contains 4 problems, 13 pages (including this cover page).
- 2. The answers must be written in this exam paper. Please read the instructions carefully.
- 3. A calculator and a paper dictionary are allowed.
- 4. A single A4-sized handwritten note may be taken into the examination room. The note has to be handed in with the exam.

Students will be punished if they violate any examination rules. The highest punishment is dismissal.

This examination is designed by Assoc. Prof. Tiranee Achalakul, Ph.D. Asst. Prof. Marong Phadoongsidhi, Ph.D. Prof. Stephen John Turner, Ph.D. Tel. 081-922-8466 Instruction: This exam has 4 questions for a total of 100 points. Write your NAME, ID, Section on EVERY page of the exam, else your question might not be graded. This is a closed-book exam. However, you are allowed to bring with you one A4 sheet of paper of notes. Hand in your note with the exam before leaving the room. Calculator is allowed.

1. (20 points) -- Basic C & MIPS Instructions

For questions 1.1 and 1.2, assume that the variables f, g, h, i and j are assigned to registers \$50, \$51, \$52, \$53 and \$54 respectively, and that the base address of the arrays A and B are in registers \$a0 and \$a1, respectively.

1.1 (5 pts) For a C statement B[j] = f + g + A[2*i], what is a corresponding MIPS assembly code?

1.2 (5 pts) Write a C code version of the following MIPS assembly code

sII \$t0, \$s0, 2 add \$t0, \$a0, \$t0 sII \$t1, \$s1, 2 add \$t1, \$a1, \$t1 lw \$s0, 0(\$t0) addi \$t2, \$t0, 4 lw \$t0, 0(\$t2) add \$t0, \$t0, \$s0 sw \$t0, 0(\$t1) 1.3 (5 pts) Provide the type and hexadecimal representation of following instruction: sw \$t1, 32(\$t2)

1.4 (5 pts) Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields: op=0, rs=3, rt=2, rd=3, shamt=0, funct=34

2. (30 points) -- Conditionals and Procedures in MIPS Assembly

Given the following C code segment for question 2.1 and 2.2:

```
i = 0; \\ j = n-1; \\ while (i <= j) { \\ k = (i+j)/2; \\ if (s == A[k]) \\ break; \\ if (s < A[k]) \\ j = k-1; \\ else \\ i = k+1; \\ }
```

Assume that register a0 contains the base address of array A, and that the values of n, s, i, j and k are in registers a1, a2, a3, a4, a4

2.1 (10 pts) Write a MIPS assembly version of this code. Do not use pseudo-instructions and do not forget to comment your code.

2.2 (10 pts) Assume that the MIPS code starts at location 80000 in a one-word (4-byte) wide instruction memory. Convert your MIPS assembly code in question 2.1 to the MIPS machine language code (with all fields in decimal format). Enter your code in the table below.

Instruction	Main	ор	rs	rt	rd	shamt	funct
	address	ор	rs	rt	immediate		
		ор	address				
	80000						
	80004						
	80008						
	80012						
			1				
			 				
					· ·		
	,		-				
			<u> </u>				
						<u>.</u>	
	,						
			-				
A							

2.3 (10 pts) A function g(x, y) is defined recursively as follows:

$$g(x, y) = x$$
 if $x = y$

$$g(x, y) = g(x-y, x)$$
 if $x > y$

$$g(x, y) = g(x, y-x)$$
 if $x < y$

Write a recursive C function to calculate g(x,y), then convert this C function to a MIPS procedure. Make sure you follow the MIPS register name and procedure call convention (see the MIPS reference sheet at the back of the exam paper). Do not use pseudo-instructions and do not forget to comment your code.


- 3. (20 points) -- Computer Arithmetics

3.2 (5 pts) Show the 32-bit IEEE 754 binary representation of the decimal number -11/16 (or -0.6875) in single precision.

3.3 (10pts) IEEE 754-2008 contains a half precision that is only 16 bits wide. The leftmost bit is still the sign bit, the exponent is 5 bits wide and has a bias of 15, and the mantissa is 10 bits long. A hidden 1 is assumed. Write down the bit pattern to represent -1.5625 x 10¹ assuming a version of this format, which uses an excess-16 format to store the exponent.

Name:

4. (30 points - Processor datapath & pipelining) Consider the datapath diagram below:




4.1 (15 pts) Can the MIPS circuit given in the figure above handle the 'BGEZ' instruction? If so, explain why. If not, explain why and add path(s) and/or component(s) into the diagram above as well as given explanation of the modified circuit.

Hint: BGEZ = branch on greater than or equal to zero

Operation:	if \$s >= 0, advance_pc (offset << 2)); else advance_pc (4);	
Syntax:	bgez \$s, offset	

4.2 (10 pts) From the pipeline architecture below:

These two memory modules, although drawn separately in the figure below, are physically the same hardware module



Assume that all branches are perfectly predicted (this eliminates all control hazards).

If we only have one memory for both instructions and data, there is a structural hazard every time we need to fetch an instruction in the same cycle in which another instruction access data. Assume that the hazard must always be resolved by allowing the instruction that tries to access data in the memory to go first.

Draw a pipeline diagram and state how many clock cycles are needed to complete the following program segment.

SW R16, 12(R6) LW R16, 8(R6) BEQ R5, R4, Label //Assume R5 != R4 ADD R5, R1, R4 SLT R5, R15, R4 4.3 (5 pts) How does the technique of pipelining increase performance? Explain the increased instruction throughput, compared with a multicycle non-pipelined processor. Does pipelining reduce the execution time for individual instructions? Why?

ı

ŧ

1 MIPS Reference Data CORE INSTRUCTION SET OPCODE /FIINCT NAME, MNEMONIC MAT OPERATION (in Verilog) (Hex) Add $R \quad R[rd] = R[rs] + R[rt]$ (1) 0/20_{hex} add Add Immediate R[rt] = R[rs] + SignExtlmm (1,2)8_{bex} addi Add Imm. Unsigned addiu 9_{hex} R[rt] = R[rs] + SignExtImmŦ (2) 0/21_{hex} Add Unsigned addu R[rd] = R[rs] + R[rt]R[rd] = R[rs] & R[rt] 0 / 24_{hex} and R[rt] = R[rs] & ZeroExtImm And Immediate (3) andi Chex if(R[rs]---R[rt]) PC=PC+4+BranchAddr Branch On Equal if(**R[rs]!=R[rt]**) Branch On Not Equal bne 5_{hex} PC=PC+4+BranchAddr (4) J PC=JumpAddr 2_{hex} (5) Jump And Link R[31]=PC+8;PC=JumpAddi (5) 3_{bex} Jump Register R PC=R[rs] 0 / 08_{he} jr R[n]={24'b0,M[R[rs] Load Byte Unsigned 1bu 24_{bex} +SignExtImm](7:0)} (2) Load Halfword R[rt]=(16'b0,M[R[rs] +SignExtImm](15:0)} 25_{hex} (2) Unsigned 30_{hex} Load Linked 11 R[rt] = M[R[rs] + SignExtImm](2,7)Load Upper lmm. $R[rt] = \{imm, 16'b0\}$ lui f_{hex} Load Word R[rt] = M[R[rs]+SignExtImm]23_{hex} Nor $R[rd] = \sim (R[rs] \mid R[rt])$ 0 / 27_{bex} nor R[rd] = R[rs] | R[rt]0 / 25_{hex} Or or ı dhex Or Immediate ori $R[rt] = R[rs] \mid ZeroExtImm$ (3) Set Less Than slt R[rd] = (R[rs] < R[rt]) ? 1 : 00 / 2a_{bex} R[rt] = (R[rs] < SignExtImm)? 1 : 0 (2)Set Less Than Imm. slti a_{hex} Set Less Than Imm. R[rt] = (R[rs] < SignExtImm)? 1: 0 sltiu b_{hex} (2,6) Unsigned (6) 0/2b_{hex} Set Less Than Unsig. sltu R R[rd] = (R[rs] < R[rt]) ? 1 : 0Shift Left Logical $R[rd] = R[rt] \ll shamt$ 0 / 00_{bex} 0/02_{hex} Shift Right Logical sr1 R[rd] = R[rt] >>> shamtM[R[rs]+SignExtImm](7:0) = ı Store Byte 28_{hex} ab R[n](7:0) (2) M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)? 1:0Store Conditional 38_{hex} M[R[rs]+SignExtImm](15:0) =29_{hex} Store Halfword sh (2) R[rt](15:0) (2) 2b_{hex} I M[R[rs]+SignExtImm] = R[rt] Store Word sw 1 Subtract sub R R[rd] = R[rs] - R[rt](1) 0/22_{hex} R R[rd] = R[rs] - R[rt]0 / 23_{hex} Subtract Unsigned subu R R[rd] = R[rs] - R[rt] 07.25_{kes} (1) May cause overflow exception (2) SignExtImm = { 16(immediate[15]), immediate } (3) ZeroExtImm = { 16(1b'0), immediate } (4) BranchAddr = { 14(immediate[15]), immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair, R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS opcode

opcode

ARITHMETIC CO	RE INS	TRU	CTION SET	(2)	OPCODE			
/ FMT /FT								
		FOR-			/ FUNCT			
NAME, MNEMO		MAT			(Hex)			
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAd					
Branch On FP False	bc1f	Fl	if(!FPcond)PC=PC+4+BranchA	ddr(4)				
Divide	div	R	Lo=R[rs]/R[rt]; $Hi=R[rs]%R[rt]$		0/—/—/1a			
Divide Unsigned	divu	R	Lo=R[rs]/R[n]; Hi=R[rs]%R[n]	(6)				
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]		11/10/-/0			
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$	} +	11/11//0			
Double		FK	{ F [f], F [f +1]	}}				
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0		11/10/ / y			
FP Compare	c.r.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$		11/11//y			
Double			{F[ft],F[ft+1]})?1:	0	11/11/-19			
			=, <, or <=) (y is 32, 3c, or 3e)					
FP Divide Single	div.s	FR			11/10//3			
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$		11/11//3			
Double		_	{F[ft],F[ft+1]]}				
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]		11/10/-/2			
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$		11/11/-/2			
Double			{F[ft],F[ft+1]	}				
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]		11/10//1			
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$		11/11//1			
Double			{F[ft],F[ft+1]					
Load FP Single	lwcl	I	F[rt]=M[R[rs]+SignExtImm]	(2)				
Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm];	. (2)	35//			
Double		-	F[rt+1]=M[R[rs]+SignExtImm+	4]				
Move From Hi	mfhi	R	R[rd] = Hi		0 ///10			
Move From Lo	mflo	R	R[rd] = Lo		0 ///12			
Move From Control	mfc0	R	R[rd] = CR[rs]		10 /0//0			
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$		0///18			
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] \cdot R[rt]$	(6)				
Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt		0//-/3			
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt]	(2)	39//			
Store FP	sdcl	Ē	M[R[rs]+SignExtImm] = F[rt];	(2)	3d/-/-/-			
Double	aucı	1	M[R[rs]+SignExtImm+4] = F[rt	+1]	Jul - 1-1-			
EL CATING POINT	FLOATING-POINT INSTRUCTION FORMATS							
FR opcode		mt	ft fs fd		funct			
31	26 25		11 20 16 15 11 10	6.5	. 0			

FI	opcode		fmt		ft		immediate
	31	26 :	25	21	20	16	15
PSEUD(DINSTRU	T	ON SE	Г			
	NAI	Æ			MNEM(INC	C OPERATION
Bran	ch Less Th	an			blt	:	if(R[rs] < R[rt]) PC = Label
Bran	ch Greater	Th	an.		bgt		if(R[rs]>R[rt]) PC = Label

if(R[rs]<=R[rt]) PC = Label if(R[rs]>=R[rt]) PC = Label R[rd] = immediate Branch Less Than or Equal ble bge Load Immediate 11 R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION


NAME	NUMBER	USE	PRESERVEDACROSS		
NAME	NUMBER	USE	A CALL?		
\$zero	0	The Constant Value 0	N.A.		
\$at	1	Assembler Temporary	No		
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No		
\$a0-\$a3	4-7	Arguments	No		
\$t0-\$t7	8-15	Temporaries	No		
\$s0-\$s7	16-23	Saved Temporaries	Yes		
\$t8-\$t9	24-25	Temporaries	No		
\$k0-\$k1	26-27	Reserved for OS Kernel	No		
\$gp	28	Global Pointer	Yes		
\$sp	29	Stack Pointer	Yes		
\$fp	30	Frame Pointer	Yes		
\$ra	31	Return Address	Yes		

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

address

shamt

immediate



together

<u>4</u>

and

(columns 3

side (

Fold bottom

14

card

separate

1 2

perforation t

along p

1. Pel

Card")

("Green

Card (

Data

Reference

MIPS

1

ı

ı

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

3

Hexa-ASCII

deci-Char-

41

45 46 47

48 Ħ

49 4a 4b

4e 4f

51 52 Q R

55 56

60

61 62

66

75 76 77

U V

w

e f

m

DEL

82

85 86 87

90 91

95 96

97 98 99

102

103

105 69

106 107

108 6c 6d

109

110

111

113

114 115

116

117

118 119

120 78

121 79 7a

123

124

125

127

acter

@ A

Deci-

mal mal

64

OPCODES, BASE CONVERSION, ASCII SYMBOLS
| MIPS (1) MIPS (2) MIPS | Davi Hexa- ASC

funct

sub:f mul:f

div.

movz f

opcode (31:26)

'n

blez

bgt z

slti

sltiu movn

ori

xori

lui

(2)

1w1

lbu lhu

lwr

sh

cache 11

lwc1

pref

ldcl

swc1 swc2

sdc1 sdc2

funct

sllu

srlv srav

movz

mflo

mult

divu

addu

sub

sub

xor

nor

sit

sltu

tge

tge:

(1) opcode(31:26) — 0

c.f.

c.un./ c.eq./

c.ueq/

c.ult/ c.ole/

c.ule.f

c.ngle/

c.seq.

c.ngl

c.nge.

if fint(25:21)==17_{ten} $(11_{bex}) f = d$ (double)

c.lef

multu

syscall break

Binary

00 0000

00 1000

00 1001 00 1010 00 1011

w.f | 00 1111

01 0000 01 0001 01 0010

01 0011

01 0100

01 0101 01 0110 21 22 15 16 NAK SYN

01 0111 01 1000

01 1001

10 0001 10 0010

10 0110 38 26

10 0111 10 1000

10 1001

10 1010 10 1011 10 1100

10 1101

11 0001

11 0101

11 0110 11 0111

11 1000

11 1001

11 1010 11 1011

11 1100 60

11 1101 11 1110

11 1111

(2) opcode(31:26) = 17_{ten} (11_{hex}); if fmt(25:21)= 16_{ten} (10_{hex}) f = s (single);

63 3f

18

25 19 EM 89 59

26 27 28

32 20

39 40

45

round.w.f 00 1100

trunc.wf 00 1101 ceil.wf 00 1110

Deci- Hexa- ASCII

mal acter

mal deci- Char-

8 BS

SOH

STX

EOT 68

ENQ ACK BEL

HT

FF

SO

SI 10 11 12 DC1 DC2

DC3 DC4

SUB ESC la lb

GS RS US ld le 29 30

\$ &

1c FS

lf

21 22

23

28

29

2c 2d

31

35 36 37

38

39

3b