Seat	Nο	
Ocal	140.	



King Mongkut's University of Technology Thonburi

Midterm Exam of First Semester, Academic Year 2016

CPE 325 Computer Architecture and Systems

Computer Engineering Department, 3rd Yr.

Section: AE

Monday 19th September 2016

13.00-16.00

Instructions

- 1. This examination contains 5 problems, 9 pages (including this cover page).
- 2. The answers must be written in this exam paper. Please read the instructions carefully.
- 3. A calculator and a paper dictionary are allowed.
- 4. A single A4-sized note may be taken into the examination room. The note has to be handed in with the exam.

Students will be punished if they violate any examination rules. The highest punishment is dismissal.

This examination is designed by Assoc. Prof. Tiranee Achalakul, Ph.D. Asst. Prof. Marong Phadoongsidhi, Ph.D. Tel. 081-922-8466 Name:

Student ID:

Section:

Instruction: This exam has 5 questions for a total of 100 points. Write your NAME, ID, Section on EVERY page of the exam, else your question might not be graded. This is a closed-book exam. However, you are allowed to bring with you one A4 sheet of paper of notes. Hand in your note sheet with the exam before leaving the room. Calculator is allowed.

1. (25 points) -- Basic C & MIPS Instructions

For questions 1.1 and 1.2, assume that the variables f, g, h, i and j are assigned to registers \$s0, \$s1, \$s2, \$s3 and \$s4 respectively, and that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively.

1.1 (5 pts) For a C statement B[j] = f + A[q+i], what is a corresponding MIPS assembly code?

1.2 (10 pts) Write a C code version of the following MIPS assembly code

addi \$t0, \$s7, 4 add \$t1, \$s7, \$zero sw \$t1, 0(\$t0) lw \$t0, 0(\$t0) add \$s3, \$t1, \$t0

1.3 (5 pts) What is a hexadecimal representation of the MIPS instruction lw \$t0, 16(\$s0)?

1.4 (5 pts) What instruction does the hexadecimal value 0xAD090012 represent?

Name: Student ID: Section:

2. (30 points) -- Conditionals and Procedures in MIPS Assembly

Given the following C code segment for question 2.1 and 2.2:

```
for (i = 0; i < n; i++) {
    if (A[i] < B[i] {
        t = A[i];
        A[i] = B[i];
        B[i] = t;
}</pre>
```

Assume that registers \$a0 and \$a1 contain the base address of arrays A and B, respectively, and that the values of n, t and i are in registers \$s0, \$t0 and \$t1, respectively

2.1 (15 pts) Write a MIPS assembly version of this code. Do not forget to comment your code.

2.2 (15 pts) A function h(n) is defined recursively as follow:

$$h(n) = 1$$

if
$$n = 1$$

$$h(n) = 2 \times h(n-1) + 1$$


Write a recursive C function to calculate h(n), then convert this C function to a MIPS procedure. Make sure you follow the MIPS register name and procedure call convention (see the MIPS reference sheet at the back of the exam paper). Do not forget to comment your code.

3. (10 points) -- Computer Arithmetics

3.2 (5 pts) Show the 32-bit IEEE 754 binary representation of the decimal number -210.25 in single precision.

Section:

4. (20 points - Processor datapath) Consider the processor diagram below.



4.1 (10 pts) In order to allow the processor to execute the 'j target' instruction. Do we need to add more datapath(s) or component(s) to the MIPS diagram above? If so, draw new data path(s) and/or new components to the Figure above. Note that 'j' = jump to an address with no condition. It is a pseudo-direct addressing mode with the following implementation:



Take the top 4 bits of the PC, concatenate that with the 26 bits target address, and concatenate that with 00 to produce a 32 bit address (PC <- PC_{31-28} :: IR_{25-0} ::00).

Name:	Student ID:	Section
Tarric.	otuaciit ib.	Jection

4.2 (10 pts) Explain the detailed data flow when the 'j target' instruction is executed.

- 5. (15 points) -- Pipelining
 - 5.1 (5 pts) How does the technique of pipelining increase performance? Explain the increased instruction throughput, compared with a multicycle non-pipelined processor. Does pipelining reduce the execution time for individual instructions? Why?

lame:	Student ID:	Section

5.2	MEM-WB.		to be run on a MIPS pipeline processor of form IF-ID-EX- icies between each instruction by checking the appropriate
	L1	sub \$t2, \$t1, \$t3	 ○ No dependencies ○ Read after Write dependency ○ Write after Write dependency Depending on which register?
	L2	slt \$t4, \$t5, \$t4	 ○ No dependencies ○ Read after Write dependency ○ Write after Write dependency Depending on which register?
	L3 ("A" is	beq \$t4, \$zero, A somewhere else in a code)	 ○ No dependencies ○ Read after Write dependency ○ Write after Write dependency Depending on which register?
	L4	lw \$t1, 80(\$t5)	○ No dependencies ○ Read after Write dependency○ Write after Write dependencyDepending on which register?

5.3 (5 pts) Draw a multiple-cycle diagram to show the optimal pipeline schedule using forwarding from EX or MEM stages to any other stage, then compute the pipeline CPI (cycle per instruction). Assume that branch is not taken.

1

MIPS Reference Data

OPCODE

1

				•	
CORE INSTRUCTI	ON SE	T			OPCODE
NAME ADJEMO	NIC	FOR-		/	FUNCT
NAME, MNEMO		MAT		(1)	(Hex) 0 / 20 _{hex}
Add	add	R	R[rd] = R[rs] + R[rt]		
Add Immediate	addi	1	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu		R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	chex
Branch On Equal	beq	1	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC≒R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	I	R[n]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30 _{hex}
Load Upper Imm.	lui	1	$R[rt] = \{imm, 16'b0\}$		fhex
Load Word	lw	1	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	1	R[n] = R[rs] ZeroExtImm	(3)	d_{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0/2a _{hcx}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}
Set Less Than Imm. Unsigned	slti		R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b _{hex}
Set Less Than Unsig	. sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}
Shift Left Logical	sli	R	$R[rd] = R[rt] \ll sharnt$. ,	0 / 00 _{bex}
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}
Store Byte	ab	1	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	98	1	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}
Subtract Unsigned	subu	_	R[rd] = R[rs] - R[rt]	, ,	0 / 23 _{hex}
			use overflow exception		
			Imm = { 16{immediate[15]}, imm	rediate	}
			$lImm = \{ 16\{1b'0\}, immediate \}$ $Addr = \{ 14\{immediate[15]\}, immediate[15]\}$	ediate	2'50 \
			$idr = \{ PC+4[31:28], address, 2'$		_ 00 ;
	(6) 0	peran	ds considered unsigned numbers (v test&set pair; R[rt] = 1 if pair atom	vs. 2's	
BASIC INSTRUCT	ION F	ORM	ATS		
R opcode		13	rt rd sharr	nt	funct
31	26 25		21 20 16 15 11 10	6.5	
I opcode		rs	rt imme	diate	
31	26 25		21 20 16 15		
J opcode			address		

ARITHMETIC CORE	OPCODE	
		/ FMT /FT
	FOR	- / FUNCT
NAME, MNEMONIC		OPERATION (Hex)
Branch On FP True bel	t FI	if(FPcond)PC=PC+4+BranchAddr (4) 11/8/1/
Branch On FP False bol	f Fi	if(!FPcond)PC=PC+4+BranchAddr(4) 11/8/0/
Divide di	v R	Lo=R[rs]/R[n]; Hi=R[rs]%R[n] 0/-/-/1a
Divide Unsigned div	u R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) 0///1b
FP Add Single add	.s FR	F[fd] = F[fs] + F[ft] 11/10//0
FP Add	.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$
Double	.a rk	{F[n],F[n+1]} 11/11/-√0
FP Compare Single c.x.	• FR	FPcond = $(F[fs] op F[ft])$? 1:0 11/10//y
FP Compare	d• FR	$FPcond = ({F[fs], F[fs+1]}) op$
Double		{F[f],F[f+1]})?1:0
		==, <, or <=) (y is 32, 3c, or 3c)
FP Divide Single dav	.s FR	F[fd] = F[fs] / F[ft] 11/10//3
FP Divide	.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {11/11//3}$
Double		{F[n],F[n+1]}
FP Multiply Single mul	.s FR	F[fd] = F[fs] * F[ft] 11/10//2
FP Multiply	.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$
Double		{F[n],F[n+1]}
FP Subtract Single sub	.s FR	
FP Subtract	.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - \frac{11/11/1}{1}$
Double		{F[n],F[n+1]}
Load FP Single 1w	21 J	$F[rt]=M[R[rs]+SignExtImm] \qquad (2) 31//$
Load FP	a1 1	$F[\pi]=M[R[rs]+SignExtImm]; \qquad (2) \qquad 35//$
Double		F[rt+1]=M[K[rs]+SignExtimm+4]
Move From Hi mf		R[rd] = Hi 0///10
Move From Lo mf.		R[rd] = Lo 0 //-/12
Move From Control mf		$R[rd] = CR[rs] \qquad \qquad 10 / 0 / -/0$
Multiply mu		$\{Hi, Lo\} = R[rs] * R[rt] 0///18$
Multiply Unsigned mul		$\{Hi,Lo\} \simeq R[rs] \cdot R[rt]$ (6) 0///19
Shift Right Arith. 82		R[rd] = R[rt] >> shamt 0//-3
Store FP Single sw	el I	M[R[rs]+SignExtImm] = F[rt] (2) 39//
Store FP	ei I	M[R[rs]+SignExtImm] = F[rt]; (2) 3d///-
Double	-1	M[R[rs]+SignExtImm+4] = F[rt+1]

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode		fmt	ft		fs	fd	funct
	31	26 25	21	20	16	15 11	10 6	5 0
FI	opcode		fmt	A			immediate	:
	31	26 25	21	20	16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	1 i	R[rd] = immediate
Move	Move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME NUMBER		USE	PRESERVEDACROSS	
			A CALL?	
Szero	0	The Constant Value 0	N.A.	
Sat	1	Assembler Temporary	No	
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No	
\$a0-\$a3	4-7	Arguments	No	
\$t0-\$t7	8-15	Temporaries	No	
\$90-\$87	16-23	Saved Temporaries	Yes	
\$18-\$19	24-25	Temporaries	No	
\$k0-\$k1	26-27	Reserved for OS Kernel	No	
Sgp	28	Global Pointer	Yes	
\$sp	29	Stack Pointer	Yes	
\$fp	30	Frame Pointer	Yes	
\$ra	31	Return Address	Yes	

31 26 25 Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

COD	ES, BASI	CONVE	SION,					3		IEEE 754 FLOATING-POINT STANDARD IEEE 754 Symbols
		(2) MIPS		Deci-		ASCII	Deci-		ASCII	Exponent Fraction Ohio
ode	funct	funct	Binary	mai		Char-	mal	deci-	Char-	$(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ 0 0 ±
26)	(5:0)	(5:0)			mal	acter		mai	acter	0 10 10
	s1 1	add.	00 0000		0	NUL	64	40	@	where Single Precision Bias = 127,
		subf	00 000		1	SOH	65	41	Ā	
	srl	mul f	00 0010		2	STX	66	42	В	MAX 0 ±
1	sra	div.f	00 001		3	ETX	67	43	C	IEEE Single Precision and MAX ≠0 Na
q	sllv	sqrt.f	00 0100		4	EOT	68	44	D	Double Precision Formats: S.P. MAX = 255, D.P. MAX = 2
e		abs.f	00 010		5	ENQ	69	45	E	
ez	srlv	mov.f	00 0110		6	ACK	70	46	F	S Exponent Fraction
jt z	srav	neg.f	00 011		7	BEL	71	47	G	31 30 23 22 0
idi.	jr		00 100		8	BS HT	72 73	48 49	H	S Exponent Fraction
idiu lti	jalr movz		00 101		a	LF	74	49 4a	ĵ	63 62 52 51
ltiu	movn		00 101		ь	VT	75	4b	ĸ	MEMORY ALLOCATION STACK FRAME
ndi	syscall	round.w.			c	FF	76	- 4c	- L	Lich Wich
ri	break	trunc.w.j			ď	CR	77	4d	M	Ssp 7fff fffchar Man
ori	DIGON	ceil.w.f	00 111	14	e	so	78	4e	N	Argumento
ui.	sync	floor.w.	00 111	1 15	f	SI	79	4f	Ö	\$fp - Argument 5
	mfhi	11001.4.	01 000	16	10	DLE	80	50	P	▲ 31p
2)	mthi		01 000		11	DC1	81	51	ò	Saved Registers Stac
,	mflo	movz.f	01 001		12	DC2	82	52	Ř	\$gp→1000 8000 _{bex} Dynamic Data Stact
	mtlo	movn.f	01 001		13	DC3	83	53	Š	
			01 010		14	DC4	84	- 34	Ť	Static Data Local Variables
			01 010		15	NAK	85	55	Ü	1000 0000 _{hex}
			01 011		16	SYN	86	56	v	Text \$sp
			01 011		17	ETB	87	57	w	pc →0040 0000 _{hev} [
	mult		01 100		18	CAN	88	58	X	Mem
	multu		01 100	1 25	19	EM	89	59	Y	O _{hex} Reserved Adda
	div		01 101		la	SUB	90	5a	Z	nica
	divu		01 101		16	ESC	91	5b	[_	DATA ALIGNMENT
			01 110		lc	FS	92	5c		Double Word
			01 110		1 d		93	5d	Ĭ	
			01 111		1e		94	5e	^	Word Word
			01 111		1f		95	5f		Halfword Halfword Halfword Halfword
lb	add	cvt.s.f	10 000		20	Space	96	60	•	
lh	addu	cvt.d.f	10 000		21	!	97	61	a	Byte Byte Byte Byte Byte Byte Byte Byte
iwi	aub		10 001		22 23	#	98	62	ь	Value of three least significant bits of byte address (Big Endian)
lw lbu	subu		10 001		23		100	63	- c	
i bu l bu	and	cvt.w.f	10 010		25	%	101	65	e	EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS
lwr	xor		10 011		26		102	66	f	B Interrupt Exception
TME	nor		10 011		27	, ac	103	67	-	D Mask Code
sb	1101		10 100		28	7	104	68	- B	31 15 8 6 2
sh ah			10 100		29)	105	69	i	Pending U E I
swl	slt		10 101		2a		106	6a	i	
sw.	sltu		10 101		2b		107	6b	k	Interrupt M L E
	0100		10 110		20		108	6c	<u> </u>	BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enal
			10 110		2d		109	6d	m	
swr			10 111		2e		110	6c	n	EXCEPTION CODES
cache			10 111		21		111	6f	. 0	Number Name Cause of Exception Number Name Cause of Exception
11	tge	c.f.f	11 000		30		112	70	p	0 Int Interrupt (hardware) 9 Bp Breakpoint Excepti
wc1	tgeu	c.un.f	11 000		31		113	71	9	4 AdEL Address Error Exception 10 RI Reserved Instruction
Lwc2	tlt	c.eq.f	11 001		32		114	72	ř	4 AGEL (load or instruction fetch) 10 RI Exception
pref	tltu	c.ueq.f	11 001		33		115	73	s	Address From Excention Conveneen
-	teq	c.olt.f	11 010		34	4	116	74	ı	5 AdES (store) 11 CpU Coprocessor Unimplemented
ldcl	•	c.ult.f	11 010	1 53	35	5	117	75	u	Bus livros on Anithmetic Overfl
	tne	c.ole,f	11 011	0 54	36	6	118	76	v	6 IBE Instruction Fetch 12 Ov Exception
ldc2		c.ule.f	11 01		37		119		w	Bus Error on
ldc2			11 100		38		120		X	7 DBE Load or Store 13 Tr Trap
		c.sf.f		01 57	39		121	79		8 Sys Syscall Exception 15 FPE Floating Point Excep
sc		c.si, c.ngle,	11 100			1 :	122			
sc swc1			11 10	10 58	38			7b		SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)
sc swc1		c.ngle.f c.seq.f c.ngl.f	11 10 11 10	10 58 11 59	3Ł	,	123			
sc swc1		c.ngle.	11 10 11 10 11 11	10 58 11 59 00 60	31 30) ; > <	124	70		
sc swc1 swc2		c.ngle.f c.seq.f c.ngl.f	11 10 11 10	10 58 11 59 00 60	3t 3d 3d) ; ; < i =	124 125	7c 7d	}	PRE- PRE- PRE- PRE-
sc swc1 swc2		c.ngle, c.seq, c.ngl, c.lt,	11 10 11 10 11 11	10 58 11 59 00 60 01 61	3t 3d 3d 3d) ; 2 < 1 =	124 125 126	7d 7d 7e	}	PRE- PRE- PRE- PRE- PRE- SIZE FIX SIZE FIX SIZE FIX
sc swc1 swc2 sdc1 sdc2		c.ngless c.seqs c.ngls c.lts c.nges c.les c.ngts	11 10: 11 10: 11 11(10 58 11 59 00 60 01 61 10 62	3t 3d 3d 3d) ; 2 < 1 =	124 125	7d 7d 7e	}	PRE- PRE-
sc swc1 swc2 sdc1 sdc2	ode(31:26)	c.ngless c.seqs c.ngls c.lts c.nges c.les c.ngts	11 10: 11 10: 11 11(11 11(11 11:	10 58 11 59 00 60 01 61 10 62	3t 3d 3d 3d) ; 2 < 1 =	124 125 126	7d 7d 7e	}	PRE- PRE-
sc swc1 swc2 sdc1 sdc2		c.ngles c.seqs c.ngls c.lts c.nges c.les c.ngts	11 10: 11 10: 11 11: 11 11: 11 11: 11 11:	10 58 11 59 30 60 31 61 10 62 11 63	3t 3c 3c 3c 3c	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	124 125 126 127	7d 7d 7e	DEL	PRE- PRE-
sdc1 sdc2	ode(31:26)	c.ngless c.seqs c.ngls c.lts c.nges c.les c.ngts	11 10: 11 10: 11 11: 11 11: 11 11: 11 11: 1 _{hex}); if	10 58 11 59 00 60 01 61 10 62 11 63	3t 3d 3d 3d 3d 3d 21)==	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	124 125 126 127	7d 7d 7e	DEL	PRE- PRE-

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design. 4th ed.