


**Tenth Edition** 

Floyd



© Modified by Yuttapong Jiraraksopakun ENE, KMUTT 2009

© 2008 Pearson Education

#### Half-Adder

Basic rules of binary addition are performed by a **half adder**, which has two binary inputs (*A* and *B*) and two binary outputs (Carry out and Sum).

The inputs and outputs can be summarized on a truth table.

| Inputs |   | Outputs |   |
|--------|---|---------|---|
| Α      | В | Cout    | Σ |
| 0      | 0 | 0       | 0 |
| 0      | 1 | 0       | 1 |
| 1      | 1 | 1       | 0 |
|        |   |         |   |

The logic symbol and equivalent circuit are:


$$A \quad \Sigma$$
 $B \quad C_{\text{out}}$ 

$$\Sigma = A \oplus B$$


$$C_{\text{out}} = AB$$

By contrast, a **full adder** has three binary inputs (*A*, *B*, and Carry in) and two binary outputs (Carry out and Sum). The truth table summarizes the operation.

A full-adder can be constructed from two half adders as shown:




| Inputs |   |          | Outputs      |   |  |
|--------|---|----------|--------------|---|--|
| Α      | В | $C_{in}$ | $C_{ m out}$ | Σ |  |
| 0      | 0 | 0        | 0            | 0 |  |
| 0      | 0 | 1        | 0            | 1 |  |
| 0      | 1 | 0        | 0            | 1 |  |
| 0      | 1 | 1        | 1            | 0 |  |
| 1      | 0 | 0        | 0            | 1 |  |
| 1      | 0 | 1        | 1            | 0 |  |
| 1      | 1 | 0        | 1            | 0 |  |
| 1      | 1 | 1        | 1            | 1 |  |



Symbol

100



(b) Complete logic circuit for a full-adder (each half-adder is enclosed by a shaded area)


| Inp | outs |          | Outputs |   |
|-----|------|----------|---------|---|
| Α   | В    | $C_{in}$ | Cout    | Σ |
| 0   | 0    | 0        | 0       | 0 |
| 0   | 0    | 1        | 0       | 1 |
| 0   | 1    | 0        | 0       | 1 |
| 0   | 1    | 1        | 1       | 0 |
| 1   | 0    | 0        | 0       | 1 |
| 1   | 0    | 1        | 1       | 0 |
| 1   | 1    | 0        | 1       | 0 |
| 1   | 1    | 1        | 1       | 1 |

## Summary

#### Full-Adder

### **Example**

For the given inputs, determine the intermediate and final outputs of the full adder.



The first half-adder has inputs of 1 and 0; therefore the Sum =1 and the Carry out =0.

The second half-adder has inputs of 1 and 1; therefore the Sum = 0 and the Carry out = 1.


The OR gate has inputs of 1 and 0, therefore the final carry out = 1.



#### Full-Adder


Notice that the result from the previous example can be read directly on the truth table for a full adder.

|   | Inputs |   |          | Outputs          |   |        |
|---|--------|---|----------|------------------|---|--------|
|   | Α      | В | $C_{in}$ | $C_{\text{out}}$ | Σ |        |
|   | 0      | 0 | 0        | 0                | 0 |        |
|   | 0      | 0 | 1        | 0                | 1 |        |
|   | 0      | 1 | 0        | 0                | 1 |        |
|   | 0      | 1 | 1        | 1                | 0 |        |
|   | 1      | 0 | 0        | 0                | 1 |        |
| < | 1      | 0 | 1        | 1                | 0 | $\geq$ |
|   | 1      | 1 | 0        | 1                | 0 |        |
|   | 1      | 1 | 1        | 1                | 1 |        |



#### Parallel Adders


Full adders are combined into parallel adders that can add binary numbers with multiple bits. A 4-bit adder is shown.



The output carry  $(C_4)$  is not ready until it propagates through all of the full adders. This is called *ripple carry*, delaying the addition process.

#### Parallel Adders

The logic symbol for a 4-bit parallel adder is shown. This 4-bit adder includes a carry in (labeled  $(C_0)$  and a Carry out (labeled  $C_4$ ).



The 74LS283 is an example. It features *look-ahead carry*, which adds logic to minimize the output carry delay. For the 74LS283, the maximum delay to the output carry is 17 ns.




#### Comparators

The function of a comparator is to compare the magnitudes of two binary numbers to determine the relationship between them. In the simplest form, a comparator can test for equality using XNOR gates.

# **Example Solution**


How could you test two 4-bit numbers for equality?

AND the outputs of four XNOR gates.



#### Comparators

IC comparators provide outputs to indicate which of the numbers is larger or if they are equal. The bits are numbered starting at 0, rather than 1 as in the case of adders. Cascading inputs are provided to expand the comparator to larger numbers.




Outputs


The IC shown is the 4-bit 74LS85.

#### Comparators


IC comparators can be expanded using the cascading inputs as shown. The lowest order comparator has a HIGH on the A = B input.



A **decoder** is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence of the binary code 0011 are shown. The first has an active HIGH output; the second has an active LOW output.



Active HIGH decoder for 0011




Active LOW decoder for 0011



### Question

Assume the output of the decoder shown is a logic 1. What are the inputs to the decoder?






IC decoders have multiple outputs to decode any combination of inputs. For example the binary-to-decimal decoder shown here has 16 outputs – one for each combination of binary inputs.


Question

For the input shown, what is the output?





BCD-to-decimal decoders accept a binary coded decimal input and activate one of ten possible decimal digit indications.



BCD/DEC

(1)

**Example** 

Assume the inputs to the 74HC42 decoder are the sequence 0101, 0110, 0011, and 0010. Describe the output.


74HC42

**Solution** 


All lines are HIGH except for one active output, which is LOW. The active outputs are 5, 6, 3, and 2 in that order.




A specific integrated circuit decoder is the 74HC154 (shown as a 4-to-16 decoder). It includes two active LOW chip select lines which must be at the active level to enable the outputs. These lines can be used to expand the decoder to larger inputs.



100




100




Another useful decoder is the 74LS47. This is a BCD-to-seven segment display with active LOW outputs.

The *a-g* outputs are designed for much higher current than most devices (hence the word driver in the name).




Here the 7447A is an connected to an LED seven segment display. Notice the current limiting resistors, required to prevent overdriving the LED display.






The 74LS47 features leading zero suppression, which blanks unnecessary leading zeros but keeps significant zeros as illustrated here. The  $\overline{BI/RBO}$  output is connected to the  $\overline{RBI}$  input of the next decoder.






Trailing zero suppression blanks unnecessary trailing zeros to the right of the decimal point as illustrated here. The  $\overline{RBI}$  input is connected to the  $\overline{BI/RBO}$  output of the following decoder.





An **encoder** accepts an active logic level on one of its inputs and converts it to a coded output, such as BCD or binary.

The decimal to BCD is an encoder with an input for each of the ten decimal digits and four outputs that represent the BCD code for the active digit. The basic logic diagram is shown. There is no zero input because the outputs are all LOW when the input is zero.






### Example

Show how the decimal-to-BCD encoder converts the decimal number 3 into a BCD 0011.

### **Solution**

The top two OR gates have ones as indicated with the red lines. Thus the output is 0111.





The 74HC147 is an example of an IC encoder. It is has ten active-LOW inputs and converts the active input to an active-LOW BCD output.  $V_{CC}$ 

Decimal

input

This device is offers additional flexibility in that it is a **priority encoder**. This means that if more than one input is active, the one with the highest order decimal digit will be active.

(16)

HPRI/BCD

1
2
(13)
3
4
2
(7)
5
4
(6)
6
7
8
(10)
9


74HC147

(8)

The next slide shows an application ...

**GND** 

Keyboard encoder






#### Code converters

There are various code converters that change one code to another. Two examples are the four bit binary-to-Gray converter and the Gray-to-binary converter.

Show the conversion of binary 0111 to Gray and back.

**Solution** 




#### Multiplexers

A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that is selected is determined by the select inputs.

Two select lines are shown here to choose any of the four data inputs.


### Question

Which data line is selected if  $S_1S_0 = 10$ ?  $D_2$ 



#### Demultiplexers

A demultiplexer (DEMUX) performs the opposite function from a MUX. It switches data from one input line to two or more data lines depending on the select inputs.




Floyd, Digital Fundamentals, 10th ed

© 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

### Summary

#### Demultiplexers


A demultiplexer (DEMUX) performs the opposite function from a MUX. It switches data from one input line to two or more data lines depending on the select inputs.



#### Demultiplexers

A decoder performs the similar function as a demultiplexer (DEMUX).

The 74LS138 was introduced previously as a decoder but can also serve as a DEMUX. When connected as a DEMUX, data is applied to one of the enable inputs, and routed to the selected output line depending on the select variables. Note that the outputs are active-LOW as illustrated in the following example...




### Summary


### Demultiplexers

## **Example Solution**

Determine the outputs, given the inputs shown.

The output logic is opposite to the input because of the active-LOW convention. (Red shows the selected line).





 $Y_0$   $Y_1$   $Y_2$   $Y_3$   $Y_4$   $Y_5$   $Y_6$   $Y_6$ 



#### Parity Generators/Checkers

Parity is an error detection method that uses an extra bit appended to a group of bits to force them to be either odd or even. In even parity, the total number of ones is even; in odd parity the total number of ones is odd.



**Example** 

The ASCII letter S is 1010011. Show the parity bit for the letter S with odd and even parity.

**Solution** 

S with odd parity = 11010011

S with even parity =  $\frac{0}{1010011}$ 




#### Parity Generators/Checkers

The 74LS280 can be used to generate a parity bit or to check an incoming data stream for even or odd parity.

Checker: The 74LS280 can test codes with up to 9 bits. The even output will normally be HIGH if the data lines have even parity; otherwise it will be LOW. Likewise, the odd output will normally be HIGH if the data lines have odd parity; otherwise it will be LOW.

Data inputs

Generator: To generate even parity, the parity bit is taken from the odd parity output. To generate odd parity, the output is taken from the even parity output.



### Homework 9

• Chapter 6 (2, 7, 14, 22, 29, 32)