


**Tenth Edition** 

Floyd




© Modified by Yuttapong Jiraraksopakun ENE, KMUTT 2009

© 2008 Pearson Education



#### The Inverter




The inverter performs the Boolean **NOT** operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW.

| Input          | Output   |
|----------------|----------|
| $\overline{A}$ | X        |
| LOW (0)        | HIGH (1) |
| HIGH(1)        | LOW(0)   |

The **NOT** operation (complement) is shown with an overbar. Thus, the Boolean expression for an inverter is  $X = \overline{A}$ .

#### The Inverter




Example waveforms:


 $A \subseteq X$ 

A group of inverters can be used to form the 1's complement of a binary number:

Binary number



#### The AND Gate



$$\frac{A}{B}$$
 &  $X$ 


The **AND** gate produces a HIGH output when all inputs are HIGH; otherwise, the output is LOW. For a 2-input gate,

the truth table is

| Inputs | Output |
|--------|--------|
| A B    | X      |
| 0 0    | 0      |
| 0 1    | 0      |
| 1 0    | 0      |
| 1 1    | 1      |

The **AND** operation is usually shown with a dot between the variables but it may be implied (no dot). Thus, the AND operation is written as  $X = A \cdot B$  or X = AB.

#### The AND Gate



$$\frac{A}{B}$$
 &  $X$ 

Example waveforms:


The AND operation is used in computer programming as a selective mask. If you want to retain certain bits of a binary number but reset the other bits to 0, you could set a mask with 1's in the position of the retained bits.

**Example** 

If the binary number 10100011 is ANDed with the mask 00001111, what is the result? 00000011



#### The OR Gate



$$A \longrightarrow X$$
 $B \longrightarrow X$ 

The **OR gate** produces a HIGH output if any input is HIGH; if all inputs are LOW, the output is LOW. For a 2-input gate,

the truth table is

| Inputs         |   | Output |
|----------------|---|--------|
| $\overline{A}$ | В | X      |
| 0              | 0 | 0      |
| 0              | 1 | 1      |
| 1              | 0 | 1      |
| 1              | 1 | 1      |


The **OR** operation is shown with a plus sign (+) between the variables. Thus, the OR operation is written as X = A + B.

#### The OR Gate

$$A \longrightarrow X$$

$$\begin{array}{c} A & \longrightarrow & \geq 1 \\ B & \longrightarrow & \end{array}$$

Example waveforms:



The OR operation can be used in computer programming to set certain bits of a binary number to 1.


**Example** 

ASCII letters have a 1 in the bit 5 position for lower case letters and a 0 in this position for capitals. (Bit positions are numbered from right to left starting with 0.) What will be the result if you OR an ASCII letter with the 8-bit mask 00100000?

**Solution** 

The resulting letter will be lower case.

#### The NAND Gate



$$A \longrightarrow X$$
 $B \longrightarrow X$ 


The **NAND** gate produces a LOW output when all inputs are HIGH; otherwise, the output is HIGH. For a 2-input


gate, the truth table is

| uts | Output      |  |
|-----|-------------|--|
| В   | X           |  |
| 0   | 1           |  |
| 1   | 1           |  |
| 0   | 1           |  |
| 1   | 0           |  |
|     | B<br>0<br>1 |  |


The **NAND** operation is shown with a dot between the variables and an overbar covering them. Thus, the NAND operation is written as  $X = \overline{A \cdot B}$  (Alternatively,  $X = \overline{AB}$ .)

#### The NAND Gate





Example waveforms:



The NAND gate is particularly useful because it is a "universal" gate – all other basic gates can be constructed from NAND gates.


Question

How would you connect a 2-input NAND gate to form a basic inverter?




### Negative-OR Equivalent





100

#### The NOR Gate




$$A \longrightarrow X$$
 $B \longrightarrow X$ 

The **NOR gate** produces a LOW output if any input is HIGH; if all inputs are HIGH, the output is LOW. For a 2-input gate, the truth table is

| Inputs | Output |
|--------|--------|
| A B    | X      |
| 0 0    | 1      |
| 0 1    | 0      |
| 1 0    | 0      |
| 1 1    | 0      |


The **NOR** operation is shown with a plus sign (+) between the variables and an overbar covering them. Thus, the NOR operation is written as  $X = \overline{A + B}$ .

#### The NOR Gate




$$A \longrightarrow X$$
 $B \longrightarrow X$ 

Example waveforms:




The NOR operation will produce a LOW if any input is HIGH.

When is the LED is ON for the circuit shown?




**Solution** 

The LED will be on when any of the four inputs are HIGH.





### Negative-AND Equivalent



Floyd, Digital Fundamentals, 10th ed

100

© 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

#### The XOR Gate

$$A \longrightarrow X$$

$$A \longrightarrow A \longrightarrow A$$

The **XOR gate** produces a HIGH output only when both inputs are at opposite logic levels. The truth table is

| Inputs | Output |
|--------|--------|
| A B    | X      |
| 0 0    | 0      |
| 0 1    | 1      |
| 1 0    | 1      |
| 1 1    | 0      |


The **XOR** operation is written as  $X = \overline{AB} + A\overline{B}$ . Alternatively, it can be written with a circled plus sign between the variables as  $X = A \oplus B$ .

#### The XOR Gate

$$A \longrightarrow X$$

$$A \longrightarrow B \longrightarrow X$$

Example waveforms:




Notice that the XOR gate will produce a HIGH only when exactly one input is HIGH.

Question

If the A and B waveforms are both inverted for the above waveforms, how is the output affected?

There is no change in the output.

### The XNOR Gate




$$A \longrightarrow B \longrightarrow X$$

The **XNOR gate** produces a HIGH output only when both inputs are at the same logic level. The truth table is

| Inputs | Output |  |
|--------|--------|--|
| A B    | X      |  |
| 0 0    | 1      |  |
| 0 1    | 0      |  |
| 1 0    | 0      |  |
| 1 1    | 1      |  |


The **XNOR** operation shown as  $X = \overline{AB} + AB$ . Alternatively, the XNOR operation can be shown with a circled dot between the variables. Thus, it can be shown as  $X = A \odot B$ .

### The XNOR Gate



$$\begin{array}{c|c} A & & = 1 & X \\ B & & & \end{array}$$

Example waveforms:




Notice that the XNOR gate will produce a HIGH when both inputs are the same. This makes it useful for comparison functions.

**Question** 


If the A waveform is inverted but B remains the same, how is the output affected?

The output will be inverted.

Two major fixed function logic families are TTL and CMOS. A third technology is BiCMOS, which combines the first two. Packaging for fixed function logic is shown.




DIP package



SOIC package




Some common gate configurations are shown.  $v_{cc}$ 





100

Logic symbols show the gates and associated pin numbers.





Data sheets include limits and conditions set by the manufacturer as well as DC and AC characteristics. For example, some maximum ratings for a 74HC00A are:


#### **MAXIMUM RATINGS**

| Symbol           | Parameter  | Value              | Unit         |
|------------------|--|--------------------|--------------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)                    | -0.5 to + 7.0 V    | V            |
| Vin              | DC InputVoltage (Referenced to GND)                      | -0.5 to ℃C +0.5 V  | V            |
| V <sub>out</sub> | DC Output Voltage (Referenced to GND)                    | - 0.5 to ℃C +0.5 V | / V          |
| l in             | DC Input Current, per pin                                | ±20                | mΑ           |
| lout             | DC Output Current, per pin                               | ±25                | mΑ           |
| I <sub>CC</sub>  | DC Supply Current, V <sub>C</sub> and GND pins           | ± 50               | mΑ           |
| Ръ               | Power Dissipation in Still Air, Plastic or Ceramic DIP + | 750                | mVV          |
|                  | SOIC Package †   | 500                |              |
|                  | TSSOP Package †  | 450                |              |
| T <sub>stg</sub> | Storage Temperature                                      | -65 to + 150       | $^{\circ}$ C |
| TL               | Lead Temperature, 1 mm from Case for 10 Seconds          |                    | °C           |
|                  | Plastic DIP, SOIC, or TSSOP Package                      | 260                |              |
|                  | Ceramic DIP  | 300                |              |



**Tenth Edition** 

Floyd



© Modified by Yuttapong Jiraraksopakun ENE, KMUTT 2009

© 2008 Pearson Education



#### Boolean Addition

In Boolean algebra, a **variable** is a symbol used to represent an action, a condition, or data. A single variable can only have a value of 1 or 0.

The **complement** represents the inverse of a variable and is indicated with an overbar. Thus, the complement of A is  $\overline{A}$ .

A literal is a variable or its complement.

Addition is equivalent to the OR operation. The sum term is 1 if one or more if the literals are 1. The sum term is zero only if each literal is 0.

Determine the values of A, B, and C that make the sum term of the expression  $\overline{A} + B + \overline{C} = 0$ ?

Each literal must = 0; therefore A = 1, B = 0 and C = 1.



### Boolean Multiplication

In Boolean algebra, multiplication is equivalent to the AND operation. The product of literals forms a product term. The product term will be 1 only if all of the literals are 1.

**Example** 

What are the values of the A, B and C if the product term of  $A \cdot \overline{B} \cdot \overline{C} = 1$ ?

Solution

Each literal must = 1; therefore A = 1, B = 0 and C = 0.



#### Commutative Laws

The **commutative laws** are applied to addition and multiplication. For addition, the commutative law states In terms of the result, the order in which variables are ORed makes no difference.

$$A + B = B + A$$

For multiplication, the commutative law states

In terms of the result, the order in which variables
are ANDed makes no difference.

$$AB = BA$$



#### Associative Laws

The associative laws are also applied to addition and multiplication. For addition, the associative law states

When ORing more than two variables, the result is

When ORing more than two variables, the result is the same regardless of the grouping of the variables.

$$A + (B + C) = (A + B) + C$$

For multiplication, the associative law states

When ANDing more than two variables, the result is the same regardless of the grouping of the variables.

$$A(BC) = (AB)C$$

#### Distributive Law

The **distributive law** is the factoring law. A common variable can be factored from an expression just as in ordinary algebra. That is

$$AB + AC = A(B+C)$$

The distributive law can be illustrated with equivalent circuits:

$$\begin{array}{c}
B \\
C
\end{array}$$

$$A \\
A$$

$$A \\
C$$

$$AB + AC$$

1. 
$$A + 0 = A$$

$$2. A + 1 = 1$$

3. 
$$A \cdot 0 = 0$$

4. 
$$A \cdot 1 = 1$$

5. 
$$A + A = A$$

6. 
$$A + \overline{A} = 1$$

7. 
$$A \cdot A = A$$

8. 
$$A \cdot \overline{A} = 0$$

9. 
$$\overline{\overline{A}} = A$$

10. 
$$A + AB = A$$


11. 
$$A + \overline{AB} = A + B$$

12. 
$$(A + B)(A + C) = A + BC$$

Rules of Boolean algebra can be illustrated with *Venn* diagrams. The variable / is shown as an area.

The rule A + AB = A can be illustrated easily with a diagram. Add an overlapping area to represent the variable B.

The overlap region between A and B represents *AB*.




The diagram visually shows that A + AB = A. Other rules can be illustrated with the diagrams as well.



**Example** Illustrate the rule  $A + \overline{A}B = A + B$  with a Venn diagram.

This time,  $\overline{A}$  is represented by the blue area and  $\overline{B}$  again by the red circle. The intersection represents  $\overline{AB}$ . Notice that  $\overline{A} + \overline{AB} = \overline{A} + \overline{B}$ 



Rule 12, which states that (A + B)(A + C) = A + BC, can be proven by applying earlier rules as follows:

$$(A + B)(A + C) = AA + AC + AB + BC$$

$$= A + AC + AB + BC$$

$$= A(1 + C + B) + BC$$

$$= A \cdot 1 + BC$$

$$= A + BC$$

This rule is a little more complicated, but it can also be shown with a Venn diagram, as given on the following slide...

Three areas represent the variables A, B, and C.


The area representing A + B is shown in yellow.

The area representing A + C is shown in red.

The overlap of red and yellow is shown in orange.

The overlapping area between *B* and C represents *BC*.

ORing with / gives the same area as before.




### DeMorgan's Theorem

#### DeMorgan's 1st Theorem

The complement of a product of variables is equal to the sum of the complemented variables.

$$\overline{AB} = \overline{A} + \overline{B}$$

Applying DeMorgan's first theorem to gates:



| Inp | Inputs |    | Output                        |  |
|-----|--------|----|-------------------------------|--|
| Α   | В      | ĀB | $\overline{A} + \overline{B}$ |  |
| 0   | 0      | 1  | 1                             |  |
| 0   | 1      | 1  | 1                             |  |
| 1   | 0      | 1  | 1                             |  |
| 1   | 1      | 0  | 0                             |  |



### DeMorgan's Theorem

#### DeMorgan's 2<sup>nd</sup> Theorem

The complement of a sum of variables is equal to the product of the complemented variables.

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

Applying DeMorgan's second theorem to gates:

$$\begin{array}{c}
A \\
B
\end{array}$$
NOR
$$\begin{array}{c}
A + B \\
B
\end{array}$$
Negative-AND

| Inp | uts | Output           |                 |
|-----|-----|------------------|-----------------|
| Α   | В   | $\overline{A+B}$ | $\overline{AB}$ |
| 0   | 0   | 1                | 1               |
| 0   | 1   | 0                | 0               |
| 1   | 0   | 0                | 0               |
| 1   | 1   | 0                | 0               |



### DeMorgan's Theorem

Example

Apply DeMorgan's theorem to remove the overbar covering both terms from the expression  $X = \overline{C} + D$ .

**Solution** 

To apply DeMorgan's theorem to the expression, you can break the overbar covering both terms and change the sign between the terms. This results in  $X = \overline{C} \cdot \overline{D}$ . Deleting the double bar gives  $X = C \cdot \overline{D}$ .


### Boolean Analysis of Logic Circuits

Combinational logic circuits can be analyzed by writing the expression for each gate and combining the expressions according to the rules for Boolean algebra.

# **Example Solution**

Apply Boolean algebra to derive the expression for X.

Write the expression for each gate:



Applying DeMorgan's theorem and the distribution law:

$$X = C (\overline{A} \overline{B}) + D = \overline{A} \overline{B} C + D$$



#### SOP and POS forms

Boolean expressions can be written in the **sum-of-products** form (SOP) or in the **product-of-sums** form (POS). These forms can simplify the implementation of combinational logic, particularly with PLDs. In both forms, an overbar cannot extend over more than one variable.

An expression is in SOP form when two or more product terms are summed as in the following examples:

$$\overline{A}\overline{B}\overline{C} + AB$$

$$\overline{A} \overline{B} \overline{C} + A B$$
  $A B \overline{C} + \overline{C} \overline{D}$ 

$$CD + \overline{E}$$

An expression is in POS form when two or more sum terms are multiplied as in the following examples:

$$(A+B)(\overline{A}+C)$$

$$(A+B)(\overline{A}+C)$$
  $(A+B+\overline{C})(B+D)$   $(\overline{A}+B)C$ 

$$(\overline{A} + B)C$$



#### SOP Standard form

In **SOP standard form**, every variable in the domain must appear in each term. This form is useful for constructing truth tables or for implementing logic in PLDs.

You can expand a nonstandard term to standard form by multiplying the term by a term consisting of the sum of the missing variable and its complement.

# Example Solution

Convert  $X = \overline{A} \overline{B} + A B C$  to standard form.

The first term does not include the variable C. Therefore, multiply it by the  $(C + \overline{C})$ , which = 1:

$$X = \overline{A} \overline{B} (C + \overline{C}) + A B C$$
$$= \overline{A} \overline{B} C + \overline{A} \overline{B} \overline{C} + A B C$$



#### POS Standard form

In **POS standard form**, every variable in the domain must appear in each sum term of the expression.

You can expand a nonstandard POS expression to standard form by adding the product of the missing variable and its complement (rule  $8:A \cdot \overline{A} = 0$ ) and applying rule 12, which states that (A + B)(A + C) = A + BC.

Convert 
$$X = (\overline{A} + \overline{B})(A + B + C)$$
 to standard form.

## **Solution**

The first sum term does not include the variable C. Therefore, add  $C \overline{C}$  and expand the result by rule 12.

$$X = (\overline{A} + \overline{B} + C \overline{C})(A + B + C)$$
  
=  $(\overline{A} + \overline{B} + C)(\overline{A} + \overline{B} + \overline{C})(A + B + C)$ 



## Converting Standard SOP to Standard POS

$$X = \overline{ABC} + A\overline{BC} + AB\overline{C} + ABC$$


| INPUTS | OUTPUT |   |
|--------|--------|---|
| A B C  | X      |   |
| 0 0 0  | 1 -    | $\overline{ABC}$  |
| 0 0 1  | 0      | $\overline{A} \overline{B} C = \overline{A + B + \overline{C}}$ |
| 0 1 0  | 0      | $\overline{A} B \overline{C} = \overline{A + \overline{B} + C}$ |
| 0 1 1  | 0      | $\overline{A}BC = \overline{A + \overline{B} + \overline{C}}$   |
| 1 0 0  | 1 -    |   |
| 1 0 1  | 0      | $A \overline{B} C = \overline{\overline{A} + B + \overline{C}}$ |
| 1 1 0  | 1      | $AB\bar{C}$ SOP = active-high logic                             |
| 1 1 1  | 1      | $\frac{1}{ABC} \qquad SOI = active-night logic$                 |
|        |        | $POS \equiv active-low logic$                                   |



The Karnaugh map (K-map) is a tool for simplifying combinational logic with 3 or 4 variables. For 3 variables, 8 cells are required (2<sup>3</sup>).


The map shown is for three variables labeled *A*, *B*, and *C*. Each cell represents one possible product term.

Each cell differs from an adjacent cell by only one variable.





Cells are usually labeled using 0's and 1's to represent the variable and its complement.



The numbers are entered in gray code, to force adjacent cells to be different by only one variable.

Ones are read as the true variable and zeros are read as the complemented variable.



Alternatively, cells can be labeled with the variable letters.


This makes it simple to read, but it takes more time

preparing the map.

Read the terms for the yellow cells.


## **Solution**


The cells are  $\overline{ABC}$  and  $\overline{ABC}$ .






#### SOP Standard form in Karnaugh Map








K-maps can simplify combinational logic by grouping cells and eliminating variables that change.

Group the 1's on the map and read the minimum logic.

B changes across this boundary




# **Solution**

- 1. Group the 1's into two overlapping groups as indicated.
- 2. Read each group by eliminating any variable that changes across a boundary.
- 3. The vertical group is read *AC*.
- 4. The horizontal group is read *AB*.

$$X = \overline{A}\overline{C} + \overline{A}B$$

A 4-variable map has an adjacent cell on each of its four boundaries as shown.




Each cell is different only by one variable from an adjacent cell.

Grouping follows the rules given in the text.

The following slide shows an example of reading a four variable map using binary numbers for the variables...

Group the 1's on the map and read the minimum logic.




# **Solution**

- 1. Group the 1's into two separate groups as indicated.
- 2. Read each group by eliminating any variable that changes across a boundary.
- 3. The upper (yellow) group is read as  $\overline{AD}$ .
- 4. The lower (green) group is read as *AD*.

$$X = \overline{A}\overline{D} + AD$$

#### Converting Standard SOP to Standard POS with Karnaugh




$$\overline{SOP} = \overline{AC} + \overline{AB} + BC$$

$$POS = (A + \overline{C}) \cdot (A + \overline{B}) \cdot (\overline{B} + \overline{C})$$

$$SOP = \overline{B} \overline{C} + A \overline{C} + A \overline{B}$$

| INPUTS |   |   |   | OUTPUT |
|--------|---|---|---|--------|
| Α      | В | C | D | Y      |
| 0      | 0 | 0 | 0 | 0      |
| 0      | 0 | 0 | 1 | 0      |
| 0      | 0 | 1 | 0 | 0      |
| 0      | 0 | 1 | 1 | 0      |
| 0      | 1 | 0 | 0 | 0      |
| 0      | 1 | 0 | 1 | 0      |
| 0      | 1 | 1 | 0 | 0      |
| 0      | 1 | 1 | 1 | 1      |
| 1      | 0 | 0 | 0 | 1      |
| 1      | 0 | 0 | 1 | 1      |
| 1      | 0 | 1 | 0 | X      |
| 1      | 0 | 1 | 1 | X      |
| 1      | 1 | 0 | 0 | X      |
| 1      | 1 | 0 | 1 | X      |
| 1      | 1 | 1 | 0 | X      |
| 1      | 1 | 1 | 1 | X      |

Don't cares



(a) Truth table

(b) Without "don't cares"  $Y = A\overline{B}\overline{C} + \overline{A}BCD$ With "don't cares" Y = A + BCD



#### "Don't Care" Conditions


Segment  $a \square \square \square \square \square \square \square \square$ 00 01 11 10 AB00 BD01 X X X X 11 10 X


Floyd, Digital Fundamentals, 10th ed

100

© 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

#### Five-Variable Karnaugh Maps





#### Homework 7

- Chapter 3 (2, 12, 18, 45)
- Chapter 4 (11, 13, 21, 36 a, 44)