Seat	No.	



# King Mongkut's University of Technology Thonburi

# Midterm Exam of Second Semester, Academic Year 2017

Key 23/3/21.

**CPE 224 Computer Architectures** 

Computer Engineering Department, 2nd Yr.

Section: ABCD

Tuesday 6th March 2018

13.00-16.00

## Instructions

- 1. This examination contains 6 problems, 14 pages (including this cover page).
- 2. The answers must be written in this exam paper. Please read the instructions carefully.
- 3. A calculator and a paper dictionary are allowed.
- 4. A single A4-sized handwritten note may be taken into the examination room. The note has to be handed in with the exam.

Students will be punished if they violate any examination rules. The highest punishment is dismissal.

This examination is designed by Assoc. Prof. Tiranee Achalakul, Ph.D. Asst. Prof. Marong Phadoongsidhi, Ph.D. Prof. Stephen John Turner, Ph.D. Tel. 081-922-8466

Section:

Instruction: This exam has 6 questions for a total of 100 points. Write your NAME, ID, Section on EVERY page of the exam, else your question might not be graded. This is a closed-book exam. However, you are allowed to bring with you one A4 sheet of paper of notes. Hand in your note with the exam before leaving the room. Calculator is allowed.

1. (20 points) -- Basic C & MIPS Instructions

For questions 1.1 and 1.2, assume that the variables f, g, h, i and j are assigned to registers \$s0, \$s1, \$s2, \$s3 and \$s4 respectively, and that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively.

1.1 (5 pts) For a C statement B[j] = f + A[g+i], what is a corresponding MIPS assembly code?

1.2 (5 pts) Write a C code version of the following MIPS assembly code

addi \$t0, \$s6, 4 add \$t1, \$s6, \$0 sw \$t1, 0(\$t0) lw \$t0, 0(\$t0) add \$s0, \$t1, \$t0 For question 1.3 and 1.4, the table below shows 32-bit values of an array stored in memory.

Address	Data
24	2
28	4
32	3
36	6
40	1

1.3 (5 pts) For the memory locations in the table above, write C code to sort the data from lowest to highest, placing the lowest value in the smallest memory location shown in the table. Assume that the data shown represents the C variable called Array, which is an array of type int (32-bit), and that the first number in the array shown is the first element in the array.

1.4 (5 pts) Translate your C code above to the MIPS assembly code. Assume the base address of Array is stored in register \$\$6.

2. (25 points) -- Conditionals and Procedures in MIPS Assembly

Given the following recursive C code segment to calculate 4<sup>n</sup>

```
int tp(int n) {
    if (n==0) return 1;
    else return 4*tp(n-1);
}
```

2.1 (10 pts) Translate the function to into MIPS assembly language. Do not use pseudo-instructions and do not forget to comment your code.

2.2 (15 pts) Assume that the MIPS code starts at location 80000 in a one-word (4-byte) wide instruction memory. Convert your MIPS assembly code in question 2.1 to the MIPS machine language code (with all fields in decimal format). Enter your code in the table below.

	Mem	ор	rs	rt	rd	shamt	funct			
Instruction	address	ор	rs	rt	immedia	immediate				
		ор	address							
	80000									
	80004									
	80008									
	80012									
						7.2				
	1		1							
	<del>                                     </del>									
	-									
		<u> </u>								
						, , , , , , , , , , , , , , , , , , , ,				
			-							
		<u> </u>								


- 3. (15 points) -- Computer Arithmetic

3.2 (5 pts) Show the 32-bit IEEE 754 binary representation of the decimal number -32.50 in single precision.

3.3 (5 pts) IEEE 754-2008 contains a <u>half precision</u> that is only 16 bits wide. The leftmost bit is still the sign bit, the exponent is 5 bits wide and has a bias of 15, and the mantissa is 10 bits long. A hidden 1 is assumed. Write down the bit pattern to represent -1.875 x 10<sup>-1</sup> assuming a version of this format, which uses an excess-16 format to store the exponent.

4. (15 points – Processor datapath)

Consider the basic MIPS processor shown in the diagram below.



Assume that the instruction set in this MIPS processor only consist of the following instructions:

Memory reference: LW and SW
 R-Type: ADD, SUB, AND, OR, SLT

Control transfer: BEQ

Assume that the delays in the datapath when performing instruction above are as follows:


- Internal Memory and Register Files Access (READ/Write): 50ps
- Register Access (READ/WRITE): 1ps
- ALU and adders: 100ps
- Control logic, Sign Extend, Shift: 20ps
- Logic Gates and Multiplexors: 1ps

Calculate the clock cycle time (clock period) needed for each instructions. Then, calculate the minimal clock cycle time for this MIPS processor. Assume that the processor is a single cycle design (fetch, decode and execute each instruction in one clock cycle).

Name: Student ID: Section:

- 5. (15 points) Short answer (only use the space provided in this exam sheet)
  - 5.1 In MIPS, the execution of instructions can be divided into three steps: Fetch, Decode, Execute. Briefly explain each step.


5.2 MIPS (32-bit architecture) register file contains 32 registers. It has 3 address lines and three data lines (labeled as 1-6 in the figure below). Please specify the width (number of bits) of each line.



## **ANS**

Line#	Width (Number of bits)
1	
2	
3	
4	
5	
6	


5.3 From the figure below, explain how MDR and MAR are used for READ and WRITE transactions.



5.4 How does the technique of pipelining increase performance? Explain the increased instruction throughput, compared with a multicycle non-pipelined processor. Does pipelining reduce the execution time for individual instructions? Why?

Section:

# 6. (10 pts) Consider the diagram below



6.1 Assume that you have the following sequence of pipelined instructions:

lw \$6, 0(\$7)

add \$8, \$9, \$10

sub \$11, \$6, \$8

Where will the data operands that are processed during the **EX** stage of the subtract (sub) instruction come from?

Name:

Student ID:

Section:

6.2 Show how the instructions in the sequence given below will proceed through the pipeline:

BEQ \$1, \$2, X

LW \$10, 0(\$11)

SUB \$14, \$10, \$10

X: add \$4, \$1, \$2

LW \$1, 0(\$4)

SUB \$1, \$1, \$1

ADD \$1, \$1, \$1

Note 1: We will predict that the BEQ instruction is not taken.

Note 2: When the BEQ instruction is executed, the value in \$1 is equal to the value in \$2

Note 3: Put pipeline stage symbol in the table below (F=Fetch, D=Decode, E=Execute,

M=Memory, W=Write)

## ANS

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
beq \$1, \$2, X															
iw \$10, 0(\$11)															
sub \$14, \$10, \$10															_
X: add \$4, \$1, \$2															
lw \$1, 0(\$4)															
sub \$1, \$1, \$1												İ			
add \$1, \$1, \$1															

I ı

ì

1

BASIC INSTRUCTION FORMATS

opcode

opcode

#### ① MIPS Reference Data CORE INSTRUCTION SET OPCODE FOR-/ FUNCT (Hex) NAME, MNEMONIC OPERATION (in Verilog) 0 / 20<sub>bex</sub> Add R[rd] = R[rs] + R[rt]R[rt] = R[rs] + SignExtImm(1,2)8<sub>hex</sub> Add Immediate addi 9<sub>hex</sub> 1 Add Imm. Unsigned addiu R[rt] = R[rs] + SignExtImm (2) R[rd] = R[rs] + R[rt]0/21<sub>hex</sub> Add Unsigned R R[rd] = R[rs] & R[rt]0 / 24<sub>bex</sub> And and R And Immediate R[rt] = R[rs] & ZeroExtImm(3) chex if(R[rs]==R[rt]) PC=PC+4+BranchAddr Branch On Equal 4<sub>hex</sub> beq (4) if(R[rsl!=R[rt]) Branch On Not Equal bne 5<sub>hex</sub> 1 PC=PC+4+BranchAddr (4) 2<sub>hex</sub> PC=JumpAddr (5) Jump R[31]=PC+8:PC=JumpAddr 3<sub>hex</sub> Jump And Link jal (5) ١ 0 / 08<sub>hc</sub> Jump Register jr R PC=R[rs] R[rt]={24'b0,M[R[rs] Load Byte Unsigned abu 24<sub>hex</sub> (2) +SignExtlmm](7:0)} Load Halfword R[rt]-{16'b0,M[R[rs] 25<sub>hex</sub> lhu (2) +SignExtImm](15:0)} Unsigned 30<sub>hex</sub> Load Linked 11 $R[\pi] = M[R[rs] + SignExtImm]$ (2,7) $R[rt] = \{imm, 16'b0\}$ fbex Load Upper Imm lui 23<sub>hex</sub> Load Word R[rt] = M[R[rs] + SignExtImm](2) $R[rd] = \sim (R[rs] \mid R[rt])$ 0 / 27<sub>hex</sub> nor 1 $R[rd] = R[rs] \mid R[rt]$ 0 / 25<sub>hex</sub> or dhex Or Immediate R[rt] = R[rs] | ZeroExtImm(3) Set Less Than slt R[rd] = (R[rs] < R[rt]) ? 1 : 00 / 2a<sub>hex</sub> R[rt] = (R[rs] < SignExtImm)? 1:0(2)Set Less Than Imm. slti ahex Set Less Than Imm. R[rt] = (R[rs] < SignExtImm)? 1:0 b<sub>hex</sub> (2,6)Unsigned R[rd] = (R[rs] < R[rt]) ? 1 : 0(6) 0/2b<sub>hex</sub> Set Less Than Unsig. sltu 0 / 00<sub>hex</sub> $R[rd] = R[rt] \ll shamt$ Shift Left Logical 911 R -0 / 02<sub>hex</sub> Shift Right Logical srl R[rd] = R[rt] >>> shamtM[R[rs]+SignExtImm](7:0) =28<sub>hex</sub> Store Byte (2) R[rt](7:0) M[R[rs]+SignExtImm] = R[rt]Store Conditional $38_{\text{hex}}$ R[rt] = (atomic) ? 1 : 0(2,7) ١ M[R[rs]+SignExtImm](15:0) 29<sub>hex</sub> Store Halfword яh (2) 1 R[rt](15:0) (2) 2b<sub>hex</sub> Store Word M[R[rs]+SignExtImm] = R[rt]R R[rd] = R[rs] - R[rt](1) 0/22<sub>hex</sub> Subtract $R \quad R[rd] = R[rs] - R[rt]$ 0 / 23<sub>hex</sub> Subtract Unsigned subu (1) May cause overflow exception (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } 1 (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

RE INS	TRU	CTION SET (2)	OPCODE
		0	/ FMT /F T
			/ FUNC T
NIC			(Hex)
bcit	FI	if(FPcond)PC=PC+4+BranchAddr (4	) 11/8/1/
bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4	) 11/8/')/
div	R	Lo=R[rs]/R[rt]; $Hi=R[rs]%R[rt]$	0/ <del></del> //1a
divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6	) 0///1b
add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
	CD	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
add.d	rĸ	$\{F[n],F[n+1]\}$	11/(1/-/0
C.X.S	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
	ED	$FPcond = (\{F\{fs\}, F\{fs+1\}\}) op$	11/11/17
c.x.a.	rĸ	{F[ft],F[ft+1]})?1:0	11/11//y
div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
	• • • •	{F[ft],F[ft+1]}	
mul.s	FR		11/10//2
mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$	11/11//2
sub.s	FR		11/10//1
eub d	FR		11/11//1
Jup.u	110	{F[ft],F[ft+1]}	11/11//1
lwcl	I		) 31//
ldcl	1		35///
1401	•		
mfhi	R		0 ///10
			0 ///12
mfc0			10 /0//0
mult			0///18
multu	R		) 0///19
sra	R	R[rd] = R[rt] >> shamt	0//-/3
swcl	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
		MONEY CONTRACTOR OF A CONTRACT	
adcl	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d///
	DNIC beit beif div add.s add.d c.x.s* c.x.d* orle) (c div.s div.d file infe mult mflo mult sra	FOR- PNIC MAT beit FI beif FI div R divu R add.s FR add.d FR c.x.s* FR cx.d* FR or le) (ap is div.s FR div.d FR mul.s FR mul.d FR sub.s FR sub.d FR lwel I ldel l mfhi R mflo R mflo R mult R sra R	FOR- ONIC MAT  Delt FI if(FPcond)PC=PC+4+BranchAddr (4  FI if(FPcond)PC=PC+4+BranchAddr (4  FI if(FPcond)PC=PC+4+BranchAddr (4  div R Lo=R[rs]/R[rt]; Hi=R[rs]/R[rt]  div R Lo=R[rs]/R[rt]; Hi=R[rs]/R[rt]  add.s FR F[fd] = F[fs] + F[ft]  add.d FR  Effd],F[fd+1] = F[fs],F[fs+1] +  Effn],F[fn+1] +  Ex.s.* FR FPcond = (F[fs] op F[fn] ? 1:0  c.x.d* FR FPcond = (F[fs] op F[fn])? 1:0  or le) (op is == , <, or <=) (y is 32, 3c, or 3e)  div.s FR F[fd] = F[fs] / F[fn]  div.d FR  E[fd],F[fd+1]) = F[fs],F[fs+1] /  E[fd],F[fd+1]) = F[fs],F[fs+1] /  E[fn],F[fn+1])  sub.s FR F[fd] = F[fs] * F[fn]  sub.s FR F[fd]-F[fs] - F[fn]  sub.d FR  E[fd],F[fd+1]) = {F[fs],F[fs+1]} *  E[ff],F[fn+1]  iwc1 1 F[rd]=M[R[rs]+SignExtImm] (2  F[rd]=M[R[rs]+SignExtImm+4]  mth1 R R[rd] = Hi  mf10 R R[rd] = Lo  mc0 R R[rd] = CR[rs]  multu R HI,Lo) = R[rs] * R[rt]  multu R R[rd] = R[rs] * R[rt]  sra R R[rd] = R[rt] > shart

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 20	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 20	25 21	20 16	15		0

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Labe!
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME NUMBER		USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th cd.

address

shamt

immediate

PCOD	ES. BASE	CONVER	SION.	ASCII	SYME	IOLS		③		IEEE 754 FLOATING-POINT STANDARD IEEE 754 Symbol
	(I) MIPS	(2) MIPS		Deci	Hexa-	ASCII	Deci-	Hexa-	ASCII	Exponent Fraction
pcode	funct	funct	Binary	ma	acci-	Char-	mal	deci-	Char-	$(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ 0
1:26) [)	(5:0) sil	(5:0) add.f	00 000		mal	acter	64	mal 40	acter @	where Single Precision Bias = 127. 0 ≠0 ±
.,	311	sub.f	00 000		i	SOH	65	41	Ä	Double Precision Bias = 1023. 1 to MAX - 1 anything ± F
	srl	mu1.f	00 001		2	STX	66	42	В	MAX 0
al	sra	civ,f	00 001		$-\frac{3}{4}$	ETX	67	43	C D	IEEE Single Precision and MAX ≠0
oeq one	sllv	sqrt.f abs.f	00 010		5	ENO	69	45	E	Double Precision Formats: S.P. MAX = 255, D.P. MAX
olez	srlv	mov.f	00 011		6	ACK	70	46	F	S Exponent Fraction
gtz	srav	$\operatorname{neg} f$	00 011		7	BEL	71	47	G	31 30 23 22
nddi nddiu	jr jalr		00 100 00 100		8	BS	72 73	48 49	H	S Exponent Fraction
siti	movz		00 101			LF	74	4a	j	63 62 52 51
sltiu	movn		00 101		b	VT	75	4b	K	MEMORY ALLOCATION STACK FRAME
andi	syscall	round.w.f	00 110	0 12	c	FF CR	76 77	4c 4d	I. M	\$sp > 7fff mchex Stack
ori Kori	break		00 110 00 111		d e	SO	78	40 4e	N N	Argument 6
lui	sync	floor.wf	00 111	1 15	f	SI	79	41	o i	Sfp Argument 5
	mfhi		01 000	0 16			80	50	P	Saved Registers
(2)	mthi		01 000				81	51 52	Q R	Dynamic Data I
	mflo mtlo	movz.f movn.f	01 001		13		83	53	S	\$gp-→1000 8000 <sub>hex</sub>
	111010	Movny	01 010		14		84	54	Ť	1000 0000 <sub>hex</sub> Static Data Local Variables
			01 010				85	55	U	\$sp_\$
			01 011		16 17		86 87	56 57	V W	pc →0040 0000 <sub>hex</sub> Text
	mult		01 100				88	58	X	
	multu		01 100			EM	89	59	Y	0 <sub>hex</sub> Reserved
	div		01 101				90	5a	Ż	
	divu		01 101		1b		91	5b 5c		DATA ALIGNMENT
			01 110		10		93	5d	ì	Double Word
			01 111		le	RS	94	5e		Word Word
			01 111		1f		95	51		Halfword Halfword Halfword Halfword
lb lh	add addu	cvt.sf	10 000				96	60 61	a	Byte Byte Byte Byte Byte Byte Byte By
lwl	sub	cvt.u,	10 001				98	62		0 1 2 3 4 5 6 7
lw	aubu		10 00			#	99	63	c	Value of three least significant bits of byte address (Big Endian)
lbu	and	cvt.w.f	10 010				100	64 65	ď	EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS
lhu lwr	or xor		10 010				102			B Interrupt Exception
TAT	nor		10 01				103	67		D Mask Code
sio			10 100				104	68	g h	31 15 8 6 2
sh			10 100				105			Pending U E
swl sw	slt sltu		10 10				107	6b		Interrupt M L
	0100		10 110				108	6с		BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt
			10 110			-	109			EXCEPTION CODES
swr			10 11				110	6e 6f		Number Name Cause of Exception Number Name Cause of Exc
cache 11	tge	c.f.f	11 000				112			0 Int Interrupt (hardware) 9 Bp Breakpoint Ex-
lwc1	tgeu	c.un.f	11 000	01 49	31	. 1	113	71	q	4 AdEL Address Error Exception 10 RI Reserved Instr
lwc2	tlt	c.eq.f	11 00				114			(load or instruction fetch) Exception
pref	tltu	c.ueq.f	11 00				115			5 AdES Address Error Exception 11 CpU Coprocess Unimpleme
idel	teq	c.olt f	11 010				116			Pur Error on Arithmetic Ou
idc2	tne	c.ole.f	11 01				118			6 IBE Instruction Fetch 12 Ov Exception
		c.ule f	11 01				119			Rue Error on
SC		c.sf.f	11 10				120			Load or Store
swc1 swc2		c.ngle.f c.seq.f	11 10				121			8 Sys Syscall Exception 15 FPE Floating Point E
3#62		c.ngl.f	11 10				123			SIZE PREFIXES (10 <sup>x</sup> for Disk, Communication; 2 <sup>x</sup> for Memory)
		c.lt.	1111				124			PRE- PRE- PRE- PRE- PRI-
sdcl		c.nge.f	11 11				125			SIZE FIX SIZE FIX SIZE FIX SIZE FIX
sdc2		c.lef	11 11				126			10 <sup>3</sup> , 2 <sup>10</sup> Kilo- 10 <sup>15</sup> , 2 <sup>50</sup> Peta- 10 <sup>-3</sup> milli- 10 <sup>-15</sup> femi
1) ope	ode(31:26)	c.ngt./	11111	11 0.	, ,	<u> </u>	12/	/1	DEL	10 <sup>6</sup> , 2 <sup>20</sup> Mega- 10 <sup>18</sup> , 2 <sup>60</sup> Exa- 10 <sup>-6</sup> micro- 10 <sup>-18</sup> atto
2) ope	ode(31:26)	== 17 <sub>ten</sub> (11	her); if	fmt(25	21)==	16 <sub>ten</sub> (16	O <sub>ber</sub> ) f	= s (si	ngle);	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
, -,-						ieti 🗸	INA.	. ,	- /-	
	nt(25:21)=	≏17(11	.)/≃ d	(double	21					10 <sup>12</sup> , 2 <sup>40</sup> Tera- 10 <sup>24</sup> , 2 <sup>80</sup> Yotta- 10 <sup>-12</sup> pico- 10 <sup>-24</sup> yoct

	4 FLOA	ring-	POII	NT					<b>④</b>				
STANDA	KHD					IEEE 754 Symbols							
			(E	Dis	>		Expo	nent	Fraction		ject		
(-1)°×(	1 + Fract	ion) ×	2(11)	ponent - Bia	3)		0		0		± 0		
where !	Single Pr	ecision	n Bias	s = 127,		L	0		≠0		enorm		
Double	Precisio	n Bias	= 10	23.	1		X - 1	anything	3 ± F1. F	t. Num			
							MA		0		∞		
EEE Si	ngie Pre	cisio	n an	d		MA		≠0		aN			
Double	Precisio	n Fo	rmat	<b>6</b> :		S.P. M	AX - 2	55, D.P.	MAX -	2047			
	S	Expon	ent	7		1	Fracti	Dn					
	31 30			3 22									
	S	Fxn	nent				Frac	tion		<u>-</u>	7		
	63 62			52 51					>		_		
<b>MEM</b> OF	Y ALLO	CATI	ON			ST	ACK	FRAM	IE.				
_		.		Stack	1					Hig	her		
\$sp □	► 7fff ff	Chex		1				Are	ument 6		mory		
				1					ument 5	- Ad	dresses		
				X		S	fp →	1 ····		- 1			
				Ť				Saved	Register	s			
		.	Dyn	amic Data	ì					Sta			
3gp-→	1000 800	Uhex			†					- Gr	ows		
			Sta	atic Data	1			Local	Variables	,			
	1000 000	00 <sub>hex</sub>	_		4	e	sp →			1	7		
				Text	1	4	oh —d	1		٦,,			
рс 🕕	0040 000	00 <sub>hex</sub>			1					Lov	иег тогу		
			_					1			mory dresses		
		0 <sub>hex</sub>	R	eserved				ĺ		1,00	1103303		
NATA A	LIGNME	MT											
MIN M	LIGHM										7		
				Do	ouble	Wor	d						
		W	'ord		- 1	Word							
	Halfw	ord		Halfword		Hal	fwor	1	Halfw	ord	1		
h	Byte	Byte	, p	yte By	e i	Byte	Ву	te	Byte	Byte	1		
L	Byte	1		300 23		5 25		Dyle 1	Dyte	ال			
	Value	of th	ree le	ast signific	ant b	its of t	yte a	ddress (	Big Endi	an)			
EXCEP	TION C	ONTR	OL F	REGISTE	RS: C	CAUS	E AN	D STA	TUS				
	В				terru					_			
	D				Mask			Exception Code					
Į	31			15	MITTER	8	Щ.		Coue	_	l.		
	31				endin		_	6	U	EI	1		
						•			M				
			-	15	terru	ρι ·			M	LE	]		
RD = R	ranch De	lav ti	M = 1	Jser Mode	EL:	= Exce	ntion	Level	7		able		
	TION C	-			,		,	,		p Li			
	per Name			of Evan-		Numb	nor Ni		Cause	Ever			
Numi	Der Name			of Exception of Exception of the Excepti		Nume 9			Cause of Breakpoin				
		A 44		Error Exce				- 1	sreakpoin Reserved	Instruct	ion		
4	AdEI			struction f		10	ı	रा '		ption	AOI1		
-		Add		Error Exce						ocessor			
5	AdES	,		tore)		11	C	pU	Unimpl		d		
				Error on					Arithmeti				
6	IBE		Instru	ction Fetcl	h	12	(	ον ,		eption			
-	DDT			Error on		1.		Te-					
7	DBE			d or Store		13		Γt	T	rap	1		
8	Sys			ll Exception	n	15	F	PE Flo	oating Po	int Exce	ption		
SIZE P	REFIXE			Disk, Cor			on; 2		<del>le</del> mory)				
	[		Œ-		PR			PRE-	I	PRE-			
	SIZE		IX	SIZE	FL		IZE	FIX	SIZE	FlX			
	10 <sup>3</sup> , 2 <sup>1</sup>	_ F	ilo-	1015, 250	Per	. T	0-3	milli-	10-15	femto-			

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design. 4th ed.