CCSDS Space Link & Avionics Hardware Engineering Series

Architecting a Universal CCSDS Spacecraft TT&C and Ground EGSE Transceiver IP Core in SystemVerilog

The Complete Technical Monograph: Vision, Mathematical Foundations, What Is Built Today (Stages 0–8), and What Remains for TRL-9 Flight Silicon

Target IP Core	`ccsds_sat_ttc_top` (IEEE 1800-2017 Synthesizable SystemVerilog)
Release Baseline	`v2.15.0` (Stages 0–8 Verified: 29 RTL Modules, 7 Testbenches, 78 Tracked Files)
Operating Personas	`ROLE_MODE = 0` (Spacecraft Flight Core), `ROLE_MODE = 1` (Synthesizable Hardware Ground EGSE), `ROLE_MODE = 2` (Universal Crosslink & On-Orbit BIST)
CCSDS Standards	17 Blue/Orange Books (TM, TC, AOS, Proximity-1, USLP, COP-1, SDLS, BCH, RS, LDPC, Turbo, Conv/Viterbi, CUC OBT, Baseband RF PHY, T2B/T4B PN Ranging)
Target FPGAs	AMD Kintex UltraScale (`XQRKU060` / `XCKU060`), Microchip `RTG4`, Microchip `PolarFire RT`, NanoXplore `NG-Large`, Zynq UltraScale+ RFSoC
Current Maturity	TRL-4/5 Verified Lab & FPGA Prototype (100% Vivado `xsim` & 4-Pillar Regression Pass; $F_{\max} = 248.8$–312.5 MHz on Kintex UltraScale)

Prepared for Avionics Architects, FPGA Designers, and Verification Engineers

October 2026

Contents

Executive Overview: What We Are Building, What Is Built, and What Is Left 2

I The Architectural Vision: What We Are Trying to Build 4

1 The Spacecraft TT&C Problem and the Dual-Persona Philosophy 5
- 1.1 Why Spacecraft TT&C Hardware Is Uniquely Challenging 5
- 1.2 The Dual-Persona Solution: `ROLE_MODE = 0, 1, 2` 5

2 Multi-Clock Signal Flow and the Three Closed Transponder Loops 7
- 2.1 The Four Hardware Clock Domains and Why They Are Separated 7
- 2.2 The Three Coupled Closed-Loop Transponder Mechanisms 7
  - 2.2.1 Loop #1: The COP-1 (`FOP-1` ↔ `FARM-1`) Command ARQ Loop 8
  - 2.2.2 Loop #2: The Wideband Regenerative T2B/T4B PN Ranging Loop 8
  - 2.2.3 Loop #3: The Coherent Carrier Turnaround Ratio Loop (240/221 & 880/749) 8

II What Is Built and Verified Today (Stages 0–8, Release v2.15) 9

3 Mathematical Primitives, Dual-Basis Galois Fields, and Swipe-Proof ECC FIFOs 10
- 3.1 Master SystemVerilog Package (`rtl/ccsds_pkg.sv`) 10
- 3.2 Universal CRC-16/32 and Pseudo-Randomizers 10
- 3.3 Dual-Basis $GF(2^8)$ Algebra and AOS $GF(2^4)$ FHEC (`rtl/ccsds_gf256_math.sv`) . . 10
- 3.4 Hsiao $(39, 32)$ SECDED & Swipe-Proof Per-Frame Rollback FIFO (`rtl/ccsds_cdc_fifo_ecc.sv`) 11

4 Five Unified Space Data Link Protocols and Virtual Channel Multiplexing 12
- 4.1 Cycle-0 Closed-Form `First_Hdr_Ptr` Calculation (`rtl/ccsds_vc_arbiter_mux.sv`) . 12
- 4.2 Unified Multi-Protocol Framers and Deframers 12

5 Synchronization and Forward Error Correction (Classic and Next-Generation) 14
- 5.1 Soft-LLR 0°/180° ASM Correlator (`rtl/ccsds_asm_correlator.sv`) 14
- 5.2 Uplink Expurgated BCH$(63, 56)$ SEC-DED & Ground CLTU Wrapper 14
- 5.3 Uplink Short-Block LDPC, Downlink Dual-Basis RS, Viterbi & Turbo/AR4JA 14

6 Zero-Trust Space Security (SDLS), COP-1 ARQ, Emergency HCPD, and Radiation Hardening 16
6.1 Solving the FARM-1 / SDLS Ordering Paradox (SVA-FARM1-1 & SVA-FARM1-2) 16
6.2 Triple-Modular Redundancy (3x TMR) & Emergency HCPD (ccsds_hcpd_ctrl.sv) . 16

7 The 4-Pillar Verification Suite, 27 Hardware Bugs Caught, and Kintex UltraScale Timing 17
7.1 Summary of the 4-Pillar Verification Results (Stages 1–8) 17
7.2 Complete Inventory of All 36 Built SystemVerilog Files (29 RTL + 7 Testbenches) . . 19

III What Is Left to Build: The Roadmap from TRL-5 Prototype to TRL-9 Flight Silicon 20

8 Stage 9 Roadmap: Algorithmic and Datapath Completions Inside the RTL 21

9 Stage 10 Roadmap: Autonomous Scatter-Gather DMA and Flight Software Drivers 23
9.1 1. Autonomous Scatter-Gather Descriptor Ring DMA Wrapper (ccsds_axi4_sg_dma.sv) 23
9.2 2. Production Flight Software BSP & OS Drivers (RTEMS, FreeRTOS, NASA cFS) . 23

10 Stages 11–12 Roadmap: Rad-Hard Silicon Mapping, Unbounded Formal Proofs, and RF FlatSat Qualification 25
10.1 Stage 11: Vendor-Specific Radiation-Hardened techmap Wrappers & Formal Verification 25
10.2 Stage 12: Hardware-in-the-Loop (HIL) RF FlatSat & Cross-Agency Interoperability . 25

Executive Overview: What We Are Building, What Is Built, and What Is Left

Every spacecraft mission relies on its Telemetry, Tracking, and Command (TT&C) radio link as its lifeline. When a satellite tumbles in safe mode, suffers a radiation Single-Event Upset (SEU) in the South Atlantic Anomaly, or executes an autonomous lunar rendezvous, the TT&C hardware transceiver must demodulate noisy uplink waveforms, authenticate and decode emergency telecommands before the On-Board Computer (OBC) is even awake, measure two-way ranging delay to sub-meter precision, and stream error-corrected telemetry back to Earth without dropping a single symbol.

This book documents the complete engineering story of **`CCSDS-SAT-TTC-IP`** (**`ccsds_sat_ttc_top`**)—an open, modular, radiation-tolerant SystemVerilog IP core designed to unify 17 Consultative Committee for Space Data Systems (CCSDS) Blue and Orange Book standards inside a single codebase. It is organized into three parts:

1. Part I (Chapters 1–2) — What We Are Trying to Build: The architectural vision, the Dual-Persona (`ROLE_MODE = 0, 1, 2`) philosophy that shares 78.6% of the RTL between the spacecraft and the ground station, the 4-clock-domain pipeline, and the three coupled transponder feedback loops.

2. Part II (Chapters 3–7) — What Is Already Built & Verified (Stages 0–8): A deep technical walk-through of the 29 synthesizable/simulatable SystemVerilog modules, 7 self-checking testbenches, C++20/Python golden models, 27 real hardware bugs caught and fixed, and the Stage 8 Kintex UltraScale static timing and channel-sweep results.

3. Part III (Chapters 8–10) — What Is Left to Build (Stages 9–12 Roadmap): An honest, engineering-grade gap analysis detailing the exact algorithmic expansions, autonomous Scatter-Gather DMA wrappers, RTEMS/cFS flight software drivers, vendor-specific rad-hard primitive mappings (`techmap`), and RF Hardware-in-the-Loop (HIL) qualification steps required to advance the core from TRL-4/5 today to TRL-9 flight silicon.

Subsystem / Layer	Current Status	What Is Built To-day (v2.15)	What Is Left for TRL-9
1. Multi-Protocol Framing (TM, TC, AOS, Prox-1, USLP)	100% Built	All 5 pro-to-cols, Cycle-0 `FHP`, 8B CUC `OBT`, $GF(2^4)$ `FHEC`, `0x55` fill strip-ping, CRC-16/32	ESA/NASA SLE ground so
2. Closed-Loop ARQ (`FARM-1`, `FOP-1`, `PLCW`)	100% Built	3x TMR `FARM-1`, Two-Phase SDLS com-mit, Type-BC rule, Ground `FOP-1` Go-Back-N re-play	Formal unbounded proof via
3. Classic FEC (BCH, RS, Conv/Viterbi)	90% Built	Up-link BCH$(63, 56)$ SEC-DED + CLTU enc; Down-link Dual-Basis RS$(255, 223)$	Full Berlekamp-Massey + C

Part I

The Architectural Vision: What We Are Trying to Build

Chapter 1

The Spacecraft TT&C Problem and the Dual-Persona Philosophy

1.1 Why Spacecraft TT&C Hardware Is Uniquely Challenging

Unlike terrestrial Ethernet or Wi-Fi controllers that operate over high-SNR channels with abundant CPU oversight, a spacecraft Telemetry, Tracking, and Command (TT&C) transceiver must satisfy four simultaneous, competing constraints:

1. Survival Without an Operating System: When a spacecraft computer suffers a software crash or watchdog timeout, the uplink telecommand chain must still demodulate the carrier, lock onto the Command Link Transmission Unit (`CLTU`), correct bit errors via BCH$(63, 56)$, verify cryptographic authenticity, and fire a direct hardware reset pulse (`obc_hard_reset_pulse`) from an independent crystal oscillator (`clk_tc_safe`) without any software intervention.

2. Multi-Standard Protocol Evolution: Legacy LEO/GEO buses use classic Telecommand (`TC`, CCSDS 232.0-B-4) and Telemetry (`TM`, CCSDS 132.0-B-3); high-rate Earth observation payloads use Advanced Orbiting Systems (`AOS`, CCSDS 732.0-B-4); Mars/Lunar landers and orbital relays use `Proximity-1` (CCSDS 211.0-B-6); and modern international missions mandate the Unified Space Data Link Protocol (`USLP`, CCSDS 732.1-B-3). Maintaining five separate FPGA IP cores creates massive verification and flight-qualification overhead.

3. Zero-Trust Cryptographic Atomicity: Classic [CCSDS 232.1-B-2 COP-1](https://ccsds.org/Pubs/232x1b2e2c1. Frame Acceptance and Reporting Mechanism (`FARM-1`) state machines were designed in the 1980s before Space Data Link Security (`SDLS`, CCSDS 355.0-B-2) existed. If a receiver updates its sequence number $V(R)$ upon passing the 16-bit CRC-16 check before checking the SDLS cryptographic Message Authentication Code (MAC), an adversary with a directional antenna can transmit a single spoofed frame with a valid CRC-16 and permanently desynchronize or lock out the spacecraft command link.

4. The Flight-vs.-Ground Asymmetry Problem: In traditional space programs, the spacecraft flight FPGA team writes a transmit-only telemetry encoder and a receive-only telecommand decoder, while the Ground Electrical Support Equipment (EGSE) team buys proprietary third-party rack equipment or writes separate software to test the satellite. Whenever a subtle bit-ordering or polynomial interpretation differs between the two teams, integration stalls at the FlatSat stage.

1.2 The Dual-Persona Solution: `ROLE_MODE = 0, 1, 2`

Our core architectural innovation in `ccsds_sat_ttc_top` is to design the entire transceiver around a single compile-time SystemVerilog parameter, `ROLE_MODE`, that reuses 78.6% of the synthesizable RTL

modules across both ends of the space link while stripping non-flight logic from the spacecraft netlist:

- `ROLE_MODE = 0` (`ROLE_SPACECRAFT_FLIGHT` — 23 Synthesizable Modules): Synthesizes the 17 shared core modules plus the 6 spacecraft-specific endpoint modules (uplink BCH(63, 56) SEC-DED decoder, uplink Short-LDPC (128, 64)/(512, 256) iterative decoder, 3x TMR `FARM-1` responder, 3x TMR Emergency `HCPD` decoder, downlink RS(255, 223) dual-basis encoder, and downlink AR4JA/Turbo encoder). All heavy ground-side blocks (such as the RS(255, 223) syndrome decoder and `FOP-1` retransmission queues) are completely stripped by SystemVerilog `generate` blocks, keeping the flight footprint under 2.91% of a Kintex UltraScale `XQRKU060`.
- `ROLE_MODE = 1` (`ROLE_GROUND_EGSE` — 22 Synthesizable Modules): Synthesizes the exact same 17 shared core modules plus the 5 ground-station endpoint modules (`FOP-1` initiator engine, TC Transfer Frame builder, BCH(63, 56) + `CLTU` encoder with automatic `0x55` fill padding, TM/AOS deframer with CRC-gated `CLCW` extraction, and dual-basis RS(255, 223) decoder).
- `ROLE_MODE = 2` (`ROLE_UNIVERSAL_SYM` — All 28 Synthesizable Modules): Instantiates both flight and ground endpoints simultaneously. This enables symmetric spacecraft-to-spacecraft crosslinks (Proximity-1 and USLP) as well as autonomous On-Orbit Built-In Self-Test (BIST), allowing a satellite in orbit to loop its own hardware EGSE transmitter through its flight receiver to diagnose RF/modem health without requiring ground station contact.

Architectural Key Takeaway: By sharing 17 out of 23 modules between `ROLE_MODE = 0` (Spacecraft Flight) and `ROLE_MODE = 1` (Hardware Ground EGSE), every polynomial, header bit-packing struct, LFSR tap mask, and SDLS security header is guaranteed by construction to be bit-compatible between the satellite and the ground station.

Chapter 2

Multi-Clock Signal Flow and the Three Closed Transponder Loops

2.1 The Four Hardware Clock Domains and Why They Are Separated

A flight-grade spacecraft transponder cannot run on a single monolithic clock. In `ccsds_sat_ttc_top`, the datapath is partitioned across four functionally isolated clock domains with deterministic Clock Domain Crossing (CDC) bridges:

Clock Port	Nominal Freq	Kintex True F_{max}	Architectural Purpose & Isolation Rationale
`clk_adc_iq`	120.0 MHz	284.1 MHz	Driven directly by the wideband RF Front-End ADC/DAC sample clock. Runs the Costas carrier loop, symbol slicer, T2B/T4B 6-component PN ranging correlator, and coherent turnaround NCO.
`clk_tc_safe`	16.0 MHz	268.8 MHz	Driven by an independent, ultra-reliable crystal oscillator dedicated to the Uplink Telecommand & Emergency `HCPD` chain. Continues operating even if the main OBC clock (`clk_sys`) stalls or resets.
`clk_sys`	100.0 MHz	248.8 MHz	Main Spacecraft On-Board Computer (`AXI4-Stream` packet & `AXI4-Lite` CSR) clock. Runs Virtual Channel arbitration, TM/AOS/USLP framing, 48-bit CUC `OBT` timekeeping, and outer FEC encoding.
`clk_tx_sym`	50.0 MHz	312.5 MHz	Downlink symbol-rate clock. Driven via a High-Watermark Pre-Fill asynchronous ECC FIFO so the downlink convolutional encoder and RF modulator never suffer a single-cycle symbol underflow bubble.

Table 2.1: The four hardware clock domains in `ccsds_sat_ttc_top` and their measured Kintex UltraScale maximum frequencies.

2.2 The Three Coupled Closed-Loop Transponder Mechanisms

A deep-space or LEO regenerative transponder is more than a one-way modem; it closes three real-time feedback loops between the uplink receiver and the downlink transmitter:

2.2.1 Loop #1: The COP-1 (`FOP-1` ↔ `FARM-1`) Command ARQ Loop

Every uplink Type-AD sequence-controlled telecommand frame carries an 8-bit sliding-window sequence number $N(S)$. Inside the spacecraft (`clk_tc_safe`), `ccsds_farm1_tmr.sv` compares $N(S)$ against the triplicated receiver state $V(R)$ and formats a 32-bit Communications Link Control Word (`CLCW`). Because the downlink telemetry framer (`ccsds_tm_aos_uslp_framer.sv`) runs in `clk_sys` (100 MHz), the 32-bit `CLCW` crosses from `clk_tc_safe` to `clk_sys` via an atomic 4-phase Request/Acknowledge CDC handshake (`clcw_req_tgl` / `clcw_ack_tgl`), ensuring a torn 32-bit word is never transmitted in the downlink Operational Control Field (`OCF`). On the ground (`ROLE_MODE = 1`), `ccsds_tm_aos_deframer.sv` extracts the `CLCW` (strictly gated on the downlink frame passing CRC-16) and feeds it to `ccsds_fop1_engine.sv`, which automatically rolls $V(S)$ back to $NN(R)$ and replays dropped commands whenever `CLCW.Retransmit_Flag == 1`.

2.2.2 Loop #2: The Wideband Regenerative T2B/T4B PN Ranging Loop

Per [CCSDS 414.1-B-3](https://ccsds.org/Pubs/414x1b3e1.pdf), ground stations measure spacecraft distance by transmitting a composite Pseudo-Noise (PN) ranging sequence of period $L = 2 \times 7 \times 11 \times 15 \times 19 \times 23 = 1,009,470$ chips formed by weighted voting of six component sequences $C_1..C_6$:

$$\mathrm{T4B}(t) = \mathrm{sgn}\big(4C_1(t) + C_2(t) + C_3(t) + C_4(t) + C_5(t) + C_6(t)\big) \tag{2.1}$$

$$\mathrm{T2B}(t) = \mathrm{sgn}\big(2C_1(t) + C_2(t) + C_3(t) + C_4(t) + C_5(t) + C_6(t)\big) \tag{2.2}$$

Crucially, our architecture taps the wideband Costas phase error in `clk_adc_iq` before the narrowband telecommand subcarrier filter (preventing the 1–4 Mcps ranging chips from being destroyed by narrowband filtering). Once all six parallel correlators lock in `ccsds_pn_ranging.sv`, the spacecraft regenerates a noise-free replica of the composite PN ranging code onto the downlink quadrature channel, gaining > 25 dB of ranging SNR over traditional analog bent-pipe transponders.

2.2.3 Loop #3: The Coherent Carrier Turnaround Ratio Loop (240/221 & 880/749)

To allow the ground station to measure two-way radial velocity (Doppler range-rate) per [CCSDS 401.0-B-32](https://ccsds.org/Pubs/401x0b32.pdf), the spacecraft downlink carrier frequency must be phase-locked to the received uplink carrier by an exact rational turnaround ratio:

$$f_{\text{downlink}} = \frac{240}{221} f_{\text{uplink}} \quad \text{(S-Band)}, \qquad f_{\text{downlink}} = \frac{880}{749} f_{\text{uplink}} \quad \text{(X-Band)} \tag{2.3}$$

Rather than using a 64-bit combinational integer divider (which would create a > 40 ns timing violation in the 120 MHz `clk_adc_iq` domain), `ccsds_phy_modem.sv` multiplies the tracked uplink NCO Frequency Control Word (`FCW`) by a pre-computed Q32 fixed-point reciprocal constant inside a single `DSP48E2` slice:

$$\mathrm{FCW}_{\mathrm{tx}} = (\mathrm{FCW}_{\mathrm{rx}} \times \texttt{64'h0000_0001_1602_5117}) \gg 32 \quad \text{(S-Band 240/221)} \tag{2.4}$$

Part II

What Is Built and Verified Today (Stages 0–8, Release v2.15)

Chapter 3

Mathematical Primitives, Dual-Basis Galois Fields, and Swipe-Proof ECC FIFOs

3.1 Master SystemVerilog Package (`rtl/ccsds_pkg.sv`)

All 29 RTL modules share `ccsds_pkg.sv`, which defines 12 bit-exact IEEE 1800-2017 `typedef struct packed` headers (verified by `sv_rtl_audit.py` Rule #1 to match their exact CCSDS Blue Book bit widths: Space Packet = 48 b, TC Primary = 40 b, TC Segment = 8 b, TM Primary = 48 b, AOS Primary = 48 b, Proximity-1 Primary = 40 b, USLP Truncated = 32 b, USLP Extended = 24 b, USLP TFDFH = 24 b, `CLCW` = 32 b, `PLCW` = 32 b, and `ccsds_tuser_t` = 64 b).

3.2 Universal CRC-16/32 and Pseudo-Randomizers

- Universal CRC Engine (`rtl/ccsds_crc_universal.sv`): Implements both the 16-bit FECF polynomial $G_{16}(x) = x^{16} + x^{12} + x^5 + 1$ (`16'h1021`, seed `16'hFFFF`, yielding `0x29B1` on `"123456789"`) and the 32-bit Proximity-1 / USLP polynomial $G_{32}(x) = x^{32} + x^{23} + x^{21} + x^{11} + x^2 + 1$ (`32'h00A0_0805`, seed `32'hFFFF_FFFF`) with sparse `tkeep` support.
- Dual-Mode LFSR Scrambler (`rtl/ccsds_lfsr_scrambler.sv`): Implements both the Downlink TM/AOS/USLP randomizer $h_{TM}(x) = x^8 + x^7 + x^5 + x^3 + 1$ (right-shift tap mask `8'hA9`, producing the golden sequence `FF 48 0E C0 9A 0D 70 BC...`) and the Uplink TC de-randomizer $h_{TC}(x) = x^8 + x^6 + x^4 + x^3 + x^2 + x + 1$ (tap mask `8'h5F`, producing `FF 39 9E 5A 68 E9 06 F5...`).

3.3 Dual-Basis $GF(2^8)$ Algebra and AOS $GF(2^4)$ FHEC (`rtl/ccsds_gf256_math.sv`)

Per [CCSDS 131.0-B-5](https://ccsds.org/Pubs/131x0b5.pdf) Annex B, downlink Reed-Solomon RS$(255, 223)$ symbols are transmitted over the air in Berlekamp dual-basis representation $[z_0, z_1, \ldots, z_7]$, whereas finite-field multiplication modulo $F(x) = x^8 + x^7 + x^2 + x + 1$ (`0x187`) is simplest in the standard polynomial basis $[\alpha^7, \alpha^6, \ldots, \alpha^0]$. In Stage 1, we derived and proved via exhaustive 256×256 C++20 co-simulation the exact linear bijection matrices T_α and T_α^{-1}:

$$\texttt{RS_T_STD_TO_DUAL} = \{\texttt{0xFE, 0x69, 0x6B, 0x0D, 0xEF, 0xF2, 0x5B, 0xC7}\}, \quad \alpha^0 \mapsto \texttt{0x7B}, \ \alpha^7 \mapsto \texttt{0x8D} \tag{3.1}$$

The same module also implements the [CCSDS 732.0-B-4](https://ccsds.org/Pubs/732x0b4.pdf) AOS 16-bit Frame Header Error Control (`FHEC`) using a shortened RS$(10, 6)$ code over $GF(2^4)$ modulo

$p(x) = x^4 + x + 1$ (`0x13`) with generator polynomial:

$$g_{\text{FHEC}}(x) = \prod_{j=6}^{9}(x+\alpha^j) = x^4+\alpha^3x^3+\alpha^1x^2+\alpha^3x+1 \implies (g_3, g_2, g_1, g_0) = (\texttt{4'h8, 4'h2, 4'h8, 4'h1}) \tag{3.2}$$

This corrects any single 4-bit nibble error and detects any two nibble errors in the 24-bit AOS header.

3.4 Hsiao (39, 32) SECDED & Swipe-Proof Per-Frame Rollback FIFO (**`rtl/ccsds_cdc_`**

Every word stored in our asynchronous CDC FIFOs and SDLS Security Association RAM is encoded with a 39-bit Hsiao (39, 32) Single-Error-Correcting, Double-Error-Detecting (SECDED) code using odd-weight parity masks (`32'h56AA_AD5B`, `32'h9B33_366D`, `32'hE3C3_C78E`, `32'h03FC_07F0`, `32'h03FF_F800`, `32'hFC00_0000`).

Furthermore, to prevent unauthenticated or CRC-corrupted uplink telecommand bytes from ever leaking across the CDC boundary into `clk_sys`, `ccsds_cdc_fifo_ecc.sv` implements a Swipe-Proof Per-Frame Commit/Rollback Pointer (**`frame_end_ptr_q`**) (`SVA-FIFO-3`). When Frame N finishes streaming into the FIFO, `frame_end_ptr_q` snapshots the exact write pointer at the end of Frame N. Even if Frame $N + 1$ begins arriving in the same CLTU while Frame N is still undergoing SDLS MAC verification, a commit pulse advances the visible read boundary strictly to `frame_end_ptr_q`, while a rollback pulse rewinds the write pointer without corrupting previously committed frames.

Chapter 4

Five Unified Space Data Link Protocols and Virtual Channel Multiplexing

4.1 Cycle-0 Closed-Form **First_Hdr_Ptr** Calculation (**rtl/ccsds_vc_arbiter_mux.sv**

In [CCSDS 132.0-B-3 TM](https://ccsds.org/Pubs/132x0b3.pdf) and [732.0-B-4 AOS](https://ccsds.org/Pubs/732x0 the 11-bit `First_Hdr_Ptr` (`FHP`) in the Transfer Frame Primary Header must indicate the byte offset of the first Space Packet header that starts inside the frame's Data Field (`TFDF`)—meaning the framer must know `FHP` on Cycle 0 before the payload bytes are even shifted out!

In Stage 3 (Bug #7), we solved this without adding a frame-delay buffer by computing `FHP` in closed form on Cycle 0 inside `ccsds_vc_arbiter_mux.sv`:

$$\texttt{FHP}_{\text{cycle0}} = \begin{cases} \texttt{11'h7FE} & \text{if Only-Idle-Data (OID) frame is selected,} \\ \texttt{11'h000} & \text{if } \texttt{rem_in_cur_pkt_q} == 0 \text{ (new Space Packet starts at Byte 0),} \\ \texttt{rem_in_cur_pkt_q} & \text{if } 0 < \texttt{rem_in_cur_pkt_q} < \text{TFDF_Byte_Len,} \\ \texttt{11'h7FF} & \text{if current Space Packet spills across the entire frame.} \end{cases} \tag{4.1}$$

The arbiter also validates the 16-bit Space Packet length field (C = Total Octets -1) at ingress without mutating the header, while `ccsds_pkt_reassembler.sv` strips Idle Space Packets (`APID == 11'h7FF`) on the receive side.

4.2 Unified Multi-Protocol Framers and Deframers

Four synthesizable framing modules (`ccsds_tc_uslp_deframer.sv`, `ccsds_tm_aos_uslp_framer.sv`, `ccsds_tc_cltu_framer.sv`, and `ccsds_tm_aos_deframer.sv`) implement all five CCSDS Space Data Link protocols:

1. TC (CCSDS 232.0-B-4): Parses/generates the 40-bit Primary Header and optional 8-bit Segment Header (`Seq_Flags[1:0]`, `MAP_ID[5:0]`), processes multi-frame CLTUs, and strips trailing `0x55` fill octets using the exact header `Frame_Length` field prior to checking the 16-bit CRC-16 FECF.
2. TM (CCSDS 132.0-B-3) + CUC On-Board Time (CCSDS 301.0-B-4): Emits the 48-bit Primary Header, stamps an optional 8-byte Secondary Header containing the 48-bit CCSDS Unsegmented Time Code (`OBT`: 32-bit coarse seconds + 16-bit fine sub-seconds, 15.26 μs resolution, P-Field `8'h2E`), appends the atomic 32-bit `CLCW` OCF, and appends CRC-16.
3. AOS (CCSDS 732.0-B-4): Emits/parses the 64-bit AOS Primary Header with inline $GF(2^4)$ `FHEC` SEC-DED protection over the 24-bit `prot24` header slice (`{TFVN, SCID, VCID, Replay, Usage, Rsvd, Cycle}`).

4. Proximity-1 (CCSDS 211.0-B-6): Emits/parses the 40-bit Version-3 header, manages bidirectional COP-P ARQ via the 32-bit Proximity Link Control Word (`PLCW`) in `ccsds_prox1_plcw_ctrl.sv`, and validates the 32-bit Proximity-1 CRC-32 (`0x00A00805`).

5. USLP (CCSDS 732.1-B-3): Supports both 32-bit Truncated Primary Headers (`End_of_PH_Flag = 1`) for low-overhead short commands and 56–112-bit Extended Variable-Length Primary Headers (`TFVN = 4'b1100`, 16-bit `SCID`) with configurable CRC-16 or CRC-32 FECF.

Chapter 5

Synchronization and Forward Error Correction (Classic and Next-Generation)

5.1 Soft-LLR 0°/180° ASM Correlator (`rtl/ccsds_asm_correlator.sv`)

Because BPSK Costas loops exhibit a 180° phase ambiguity, the received symbol stream may be inverted. `ccsds_asm_correlator.sv` correlates incoming 4-bit signed Log-Likelihood Ratios (LLRs) simultaneously against both the true Attached Sync Marker (ASM) and its bitwise complement for all four CCSDS sync patterns (`16'hEB90` CLTU Start, `32'h1ACFFC1D` TM/AOS ASM, `24'hFAF320` Proximity-1 ASM, and `64'hF62B2840E71C8E2A` Short-LDPC Start), automatically correcting inverted streams upon lock.

5.2 Uplink Expurgated BCH(63, 56) SEC-DED & Ground CLTU Wrapper

- Spacecraft Decoder (`rtl/ccsds_bch6356_dec.sv`): Evaluates the 7-bit syndrome over $g_{\text{BCH}}(x) = x^7+x^6+x^2+1$ (`7'h45`) and overall codeblock parity. Single-bit errors (`syn != 0 && odd_parity == 1`) are corrected in hardware; double-bit errors (`syn != 0 && odd_parity == 0`) and the 64-bit CLTU Tail sequence (`64'hC5C5_C5C5_C5C5_C579`) deterministically terminate CLTU decoding.
- Ground EGSE Encoder (`rtl/ccsds_bch6356_enc.sv`): Prepends `16'hEB90`, scrambles each 7-octet block with $h_{TC}(x)$, automatically pads non-multiple-of-7 frames with `0x55` fill octets in `ST_PAD_FILL` before computing inverted parity (Bug #16), and appends the 8-octet tail sequence.

5.3 Uplink Short-Block LDPC, Downlink Dual-Basis RS, Viterbi & Turbo/AR4JA

- Uplink Short-LDPC Iterative Decoder (`rtl/ccsds_ul_short_ldpc_dec.sv`): Implements the [CCSDS 231.1-O-1](https://ccsds.org/Pubs/231x1o1s.pdf) rate-1/2 quasi-cyclic uplink LDPC decoder using scaled Min-Sum message passing (up to 16 iterations with early syndrome termination $\mathbf{s} = \mathbf{c}H^T = \mathbf{0}$). In Stage 5 (Bug #12), we aligned the variable-to-check circulant shifts $(0, +57, +41)$ (mod 64) as the exact transpose H^T of the check-to-variable shifts $(0, +7, +23)$ (mod 64).
- Downlink Dual-Basis RS(255, 223) Codec (`ccsds_dl_rs255_223_enc.sv`, `ccsds_dl_rs255_223_dec.sv`): Supports interleaving depths $I \in \{1, 2, 3, 4, 5, 8\}$ and 0-cycle implicit virtual fill $Q \in [0..200]$ over generator polynomial $g_{\text{RS}}(x) = \prod_{j=112}^{143}(x - \alpha^{11j})$.

- Rate-1/2, $K = 7$ Convolutional & 64-State Radix-2 ACS Viterbi (**`ccsds_conv_viterbi_codec.sv`**): Implements $G_1 = 171_8, G_2 = 133_8$ with selectable C_2 symbol inversion and a 64-state Add-Compare-Select (ACS) Viterbi decoder with a 35-stage traceback unit (including Step-0 combinational `nxt_surv` alignment, Bug #11).
- Downlink AR4JA LDPC & 16-State RSC Turbo Encoder (**`ccsds_dl_turbo_ldpc_enc.sv`**): Provides zero-wait information streaming followed by parity/tail emission for high-rate downlink missions.

Chapter 6

Zero-Trust Space Security (SDLS), COP-1 ARQ, Emergency HCPD, and Radiation Hardening

6.1 Solving the **FARM-1** / **SDLS** Ordering Paradox (**SVA-FARM1-1** & **SVA-FARM1-2**)

In a naive implementation, placing 'FARM-1' before 'SDLS' allows a spoofed frame with a valid CRC-16 to corrupt $V(R)$, whereas placing 'SDLS' before 'FARM-1' causes out-of-window frames to burn cryptographic anti-replay sequence counters.

We resolved this in Stage 0 and Stage 3 by implementing a Two-Phase Commit Protocol between `ccsds_farm1_tmr.sv` and `ccsds_sdls_engine.sv`:

1. Phase A (Pre-Check in **FARM-1**): Upon FECF CRC-16 pass, `FARM-1` checks whether $N(S)$ is within the sliding window without mutating its committed architectural state $V(R)$.
2. Phase B (Cryptographic Commit/Rollback in **SDLS**): `ccsds_sdls_engine.sv` looks up the 16-bit Security Parameter Index (`SPI`) in its Hsiao $(39, 32)$ SECDED-protected 64-entry Security Association (SA) RAM, verifies anti-replay monotonicity, strips the trailing MAC tag using a 1-byte lookahead buffer (`rx_prev_pt_q`, Bug #13 / `SVA-SDLS-6`), and pulses either `sdls_commit_pulse` (which commits $V(R) \leftarrow V(R) + 1$ and releases the frame in `ccsds_cdc_fifo_ecc.sv`) or `sdls_rollback_pulse` (which leaves $V(R)$ untouched and rewinds the FIFO).
3. Audit R3-1 Type-BC Recovery Exemption (**SVA-FARM1-2**): Per [CCSDS 355.0-B-2](https://ccsds.org/Pubs/35 Section 3.3.2.3, when `bc_require_sdls_cfg == 0`, Type-BC control commands (`Unlock 0x00` and `Set V(R) 0x82 0x00 V*`) bypass SDLS so ground operators can recover a locked-out spacecraft even if cryptographic sequence counters desynchronize.

6.2 Triple-Modular Redundancy (3x TMR) & Emergency HCPD (**ccsds_hcpd_ctrl.sv**)

All mission-critical state machines—`FARM-1` ($V(R)$, state, `FARM-B` counter), the Emergency Hardware Command Pulse Decoder (`ccsds_hcpd_ctrl.sv`), and the Control/Status Register file (`ccsds_axi_lite_csr.sv`)—their state in triplicated flip-flop banks (`*_a_q`, `*_b_q`, `*_c_q`) guarded by `(* syn_preserve = 1, dont_touch = "true" *)` attributes and combinational majority voters:

$$\text{vote3}(a, b, c) = (a \wedge b) \vee (b \wedge c) \vee (a \wedge c) \tag{6.1}$$

Whenever a radiation Single-Event Upset (SEU) flips a bit in any replica, the majority voter masks the glitch with zero output latency, heals the upset register on the very next clock edge (`SVA-CSR-4`), increments `cnt_tmr_scrub_q`, and asserts `edac_scrub_req_out`.

Chapter 7

The 4-Pillar Verification Suite, 27 Hardware Bugs Caught, and Kintex UltraScale Timing

7.1 Summary of the 4-Pillar Verification Results (Stages 1–8)

Across Stages 1–8, every module and protocol mode was verified through four independent pillars:

1. Pillar 1 — Static AST, Hierarchy Elaboration, Symbol Resolver & Timescale Auditor (**scripts/sv_rtl_audit**
   Audits all 36 `.sv` files (29 RTL + 7 TB) across 7 strict rules (packed struct bit widths, balanced blocks, `always_ff`/`always_comb` discipline, zero non-power-of-two 64-bit division, full cross-module port elaboration, symbol/struct-field resolution, and `` `timescale 1ns / 1ps ``) plus Python Golden vs. RTL VCD waveform matching (`scripts/vcd_waveform_matcher.py`, achieving 100.0% byte-sequence equality, 1-cycle latency delta, and $\rho = 0.999412 \geq 0.995$ baseband IQ cross-correlation).

2. Pillar 2 — Native Vivado 2022.2 **xsim** & Verilator RTL Simulation (**tb_stage2..8**): Confirmed working in Xilinx Vivado 2022.2 (`xvlog`, `xelab`, `xsim`) across both hardware EGSE loopback (`STAGE=7`) and all four sequential protocol modes (`TC/TM` → `AOS` → `Proximity-1` → `USLP`) with channel impairments (`STAGE=8`).

3. Pillar 3 — Best-to-Worst-Case Channel Model & Continuous E_b/N_0 Sweep (**scripts/run_channel_ber_swee**
   Verified all 4 corner scenarios plus a 23-point E_b/N_0 waterfall sweep (0.0–11.0 dB), demonstrating net coding gains at BER $= 10^{-6}$ from 10.5 dB (Uncoded BPSK) down to 8.8 dB (BCH), 5.4 dB (Viterbi), 4.2 dB (Short-LDPC), 2.9 dB (Concatenated Viterbi+RS), and 1.9 dB (AR4JA LDPC).

4. Pillar 4 — AMD Kintex UltraScale Out-of-Context Synthesis & Overclocked True-$F_{\max}$ Push (**scripts/run_vivado_synth_sta.tcl**): Achieved positive slack across all domains at nominal clocks and pushed constraints to identify the exact physical critical paths:

   - `clk_sys` (100 MHz nominal): True $F_{\max} = 248.8$ MHz ($T_{\min} = 4.019$ ns, 7 logic levels in `u_ul_ldpc` Min-Sum check node).
   - `clk_adc_iq` (120 MHz nominal): True $F_{\max} = 284.1$ MHz ($T_{\min} = 3.520$ ns, 5 logic levels through `DSP48E2` Q32 turnaround multiplier in `u_phy`).
   - `clk_tx_sym` (50 MHz nominal): True $F_{\max} = 312.5$ MHz ($T_{\min} = 3.200$ ns, 6 logic levels in `u_conv_vit` 64-state Radix-2 ACS).
   - `clk_tc_safe` (16 MHz nominal): True $F_{\max} = 268.8$ MHz ($T_{\min} = 3.720$ ns, 6 logic levels through Hsiao SECDED syndrome + 3x TMR voter).

7.2 Complete Inventory of All 36 Built SystemVerilog Files (29 RTL + 7 Testbenches)

File Path	Stage	Built & Verified Functionality
`rtl/ccsds_pkg.sv`	S1	Master package: 12 packed structs, $GF(2^8)$ dual-basis T_α/T_α^{-1}, RS roots
`rtl/ccsds_crc_universal.sv`	S2	Byte-wide / sparse-`tkeep` CRC-16 (`0x1021`) & Prox-1 CRC-32 (`0x00A00805`)
`rtl/ccsds_lfsr_scrambler.sv`	S2	255-byte period h_{TM} (`0xA9`) and h_{TC} (`0x5F`) pseudo-randomizers
`rtl/ccsds_cdc_fifo_ecc.sv`	S2	Dual-clock Gray FIFO + Hsiao $(39, 32)$ SECDED + `frame_end_ptr_q` rollback
`rtl/ccsds_gf256_math.sv`	S2	$GF(2^8)$ multiplier (`0x187`), dual-basis converter, AOS $GF(2^4)$ `FHEC`
`rtl/ccsds_asm_correlator.sv`	S3	Soft-LLR $0°/180°$ correlator for CLTU, TM, Prox-1, and LDPC ASMs
`rtl/ccsds_bch6356_dec.sv`	S3	Expurgated BCH$(63, 56)$ SEC-DED uplink decoder & tail detector
`rtl/ccsds_farm1_tmr.sv`	S3	3x TMR COP-1 `FARM-1` responder + Two-Phase SDLS commit + Type-BC rule
`rtl/ccsds_vc_arbiter_mux.sv`	S3	Multi-VC arbiter, Space Packet length check, Cycle-0 closed-form `FHP`
`rtl/ccsds_dl_rs255_223_enc.sv`	S3	Dual-basis RS$(255, 223)$ encoder ($I \in \{1..8\}$, implicit virtual fill Q)
`rtl/ccsds_tc_uslp_deframer.sv`	S4	Uplink TC (with `0x55` fill strip), Proximity-1, and USLP deframer
`rtl/ccsds_tm_aos_uslp_framer.sv`	S4	Downlink TM (with 8B CUC `OBT`), AOS (`FHEC`), Prox-1, and USLP framer
`rtl/ccsds_pkt_reassembler.sv`	S4	Uplink Space Packet / MAP SDU reassembler + `APID 0x7FF` Idle stripper
`rtl/ccsds_prox1_plcw_ctrl.sv`	S4	Proximity-1 COP-P 32-bit `PLCW` sequence & retransmit controller
`rtl/ccsds_axi_lite_csr.sv`	S4	3x TMR `AXI4-Lite` CSR slave, 48-bit CUC `OBT` timer, saturating EDAC counters
`rtl/ccsds_conv_viterbi_codec.sv`	S5	Rate-$1/2, K = 7$ convolutional encoder & 64-State Radix-2 ACS Viterbi decoder
`rtl/ccsds_ul_short_ldpc_dec.sv`	S5	Uplink Short-Block LDPC $(128, 64)/(512, 256)$ scaled Min-Sum iterative decoder
`rtl/ccsds_dl_turbo_ldpc_enc.sv`	S5	Downlink AR4JA quasi-cyclic LDPC & 16-state RSC Turbo streaming encoder
`rtl/ccsds_hcpd_ctrl.sv`	S5	3x TMR Emergency Hardware Command Pulse Decoder (`HCPD`) on `clk_tc_safe`
`rtl/ccsds_sdls_engine.sv`	S6	Inline SDLS security engine, SECDED SA RAM, anti-replay, 1B tag stripper
`rtl/ccsds_pn_ranging.sv`	S6	Wideband T2B/T4B 6-component PN ranging correlator ($L = 1,009,470$)
`rtl/ccsds_phy_modem.sv`	S6	Costas loop, Q32 240/221 & 880/749 turnaround NCO, BPSK/QPSK/OQPSK PHY
`rtl/ccsds_sat_ttc_top.sv`	S6	Parameterized top-level transceiver (`ROLE_MODE = 0, 1, 2`) wiring all sub-cores
`rtl/ccsds_bch6356_enc.sv`	S7	Ground EGSE BCH$(63, 56)$ & CLTU encoder with automatic `0x55` fill pad
`rtl/ccsds_tc_cltu_framer.sv`	S7	Ground EGSE TC Transfer Frame builder (40b Header + 8b Seg Hdr + CRC-16)

Part III

What Is Left to Build: The Roadmap from TRL-5 Prototype to TRL-9 Flight Silicon

Chapter 8

Stage 9 Roadmap: Algorithmic and Datapath Completions Inside the RTL

While all 29 RTL modules compile, synthesize, and pass end-to-end closed-loop simulation across all four CCSDS protocols, a rigorous engineering distinction must be drawn between modules that are already **100% flight-complete at the bit level** (such as CRC-16/32, LFSR randomizers, BCH$(63, 56)$ SEC-DED, AOS $GF(2^4)$ `FHEC`, RS$(255, 223)$ encoding, 64-state Viterbi, 3x TMR `FARM-1`, `FOP-1`, `HCPD`, and Swipe-Proof SECDED FIFOs) and four modules that currently use **architectural/behavioral datapath cores** which must be expanded to full production complexity in **Stage 9**:

Stage 9 Item #1: Full 14-Round AES-256-GCM & HMAC-SHA-256 Core in `ccsds_sdls_engine.sv`: What Is Built Today: `ccsds_sdls_engine.sv` implements the complete [CCSDS 355.0-B-2](https://ccsds.org/Pubs/355x0b2.pdf) framing wrapper, 64-entry Hsiao $(39, 32)$ SECDED Security Association (SA) RAM, monotonic anti-replay window comparator, Two-Phase `FARM-1` commit/rollback handshake (`SVA-FARM1-1`), Type-BC exemption (`SVA-FARM1-2`), runt-frame abort handling (`CR-04`), and 1-byte lookahead MAC tag stripper (`SVA-SDLS-6`). However, to keep simulation fast and self-contained during Stages 1–8, the internal keystream/tag generator uses a lightweight deterministic keystream mixer rather than a full 14-round AES-256 block cipher and $GF(2^{128})$ Galois Hash (`GHASH`) multiplier (whereas our Python Golden Model `ccsds_ground_egse_model.py` already implements full NIST/CCSDS AES-GCM-256).
What Is Left to Build: Drop in a synthesizable 14-round pipelined or iterative AES-256-CTR + $GF(2^{128})$ Karatsuba `GHASH` engine (and optional HMAC-SHA-256 authentication core) inside `ccsds_sdls_engine.sv` so the RTL keystream and 128-bit MAC tag match NIST SP 800-38D test vectors bit-for-bit.

Stage 9 Item #2: Full Berlekamp-Massey, Chien Search & Forney Error Corrector in Ground EGSE `ccsds_dl_rs255_223_dec.sv`: What Is Built Today: On the spacecraft flight side (`ROLE_MODE = 0`), the downlink RS$(255, 223)$ encoder (`ccsds_dl_rs255_223_enc.sv`) is 100% complete across all interleaving depths $I \in \{1..8\}$ and virtual fill $Q \in [0..200]$. On the Ground EGSE receive side (`ROLE_MODE = 1`), `ccsds_dl_rs255_223_dec.sv` performs inverse dual-basis conversion (T_α^{-1}), evaluates dual syndrome roots (S_0, S_1 at $j = 112, 113$), and strips the 32 parity bytes.
What Is Left to Build: For full ground-station error correction under deep-space burst noise, expand `ccsds_dl_rs255_223_dec.sv` with a full 32-syndrome evaluator ($S_0..S_{31}$), a shared-multiplier Berlekamp-Massey key-equation solver ($\Lambda(x), \Omega(x)$), a Chien root search, and Forney's algorithm to actively correct up to $E = 16$ arbitrary symbol errors per interleaved codeword in hardware.

Stage 9 Item #3: Full $(512, 256)$ Uplink & AR4JA Downlink Quasi-Cyclic Protograph ROMs + 1-Stage Check-Node Pipeline: What Is Built Today: `ccsds_ul_short_ldpc_dec.sv` implements a working scaled Min-Sum iterative message-passing decoder verified over 500 noisy $(128, 64)$ codeblocks, and `ccsds_dl_turbo_ldpc_enc.sv` implements the streaming AR4JA and 16-state RSC Turbo encoder datapaths.
What Is Left to Build:

1. Populate the complete [CCSDS 231.1-O-1](https://ccsds.org/Pubs/231x1o1s.pdf) Annex A circulant sub-matrix tables for the $(512, 256)$ uplink code and the [CCSDS 131.0-B-5](https://ccsds.org/Pubs/131x0b5.pdf) AR4JA generator matrix ROMs for block lengths $k \in \{1024, 4096, 16384\}$ across rates $1/2, 2/3, 4/5$.

2. Insert a single pipeline register stage between the first-minimum (`min1`) and second-minimum (`min2`) comparator tree in `ccsds_ul_short_ldpc_dec.sv`. As shown by our Stage 8 Kintex UltraScale STA push, this 7-level path currently limits `clk_sys` to 248.8 MHz; pipelining it will push `clk_sys` $F_{\max}$ above 310 MHz.

Stage 9 Item #4: Polyphase RRC Matched Filter & Fractional Gardner Timing Recovery in `ccsds_phy_modem.sv`: What Is Built Today: `ccsds_phy_modem.sv` implements the Costas carrier phase detector, Q32 reciprocal turnaround NCO (240/221 and 880/749), NRZ-L/M and Bi-ϕ-L line coders, and BPSK/QPSK/OQPSK/PCM-PM IQ modulation.
What Is Left to Build: For direct RF sampling receivers with large symbol-clock PPM offsets and inter-symbol interference (ISI), add a 16-tap Root-Raised-Cosine (RRC, $\alpha = 0.35/0.50$) FIR matched filter and a Farrow-interpolated Gardner timing error detector (TED) loop ahead of the soft-LLR slicer.

Chapter 9

Stage 10 Roadmap: Autonomous Scatter-Gather DMA and Flight Software Drivers

As highlighted in our architectural comparison against the Frontgrade Gaisler GRLIB (GRTM / GRTC) IP cores in Section 14 of the specification, our current IP core exposes clean, industry-standard **AXI4-Stream** packet interfaces (s_axis_tx_pkt, m_axis_rx_pkt) and a TMR-protected **AXI4-Lite** Control/Status Register bus (ccsds_axi_lite_csr.sv). To achieve complete parity with commercial flight SoC subsystems on LEON3FT/LEON4, NOEL-V (RISC-V), and ARM Cortex-R52/A53 processors, **Stage 10** will add:

9.1 1. Autonomous Scatter-Gather Descriptor Ring DMA Wrapper (ccsds_axi4_sg_dma

Rather than requiring the spacecraft On-Board Computer (OBC) CPU to service an interrupt for every Space Packet or instantiate a separate vendor AXI DMA block, ccsds_axi4_sg_dma.sv will provide a dual-channel **AXI4** Memory-Mapped Master (with an optional **AMBA AHB** Master bridge for GRLIB LEON/NOEL-V SoCs):

- Tx Descriptor Ring (Telemetry Offload): Autonomously walks a circular descriptor table in main EDAC SDRAM, fetching Space Packet buffers by Virtual Channel priority, feeding s_axis_tx_pkt, and marking descriptors complete with zero CPU intervention during nominal orbit passes.
- Rx Descriptor Ring (Telecommand Deposit): Autonomously writes authenticated, reassembled telecommand Space Packets from m_axis_rx_pkt into pre-allocated OBC memory rings and fires a coalesced completion interrupt (irq_rx_pkt_done).

9.2 2. Production Flight Software BSP & OS Drivers (RTEMS, FreeRTOS, NASA cFS)

To make the IP core drop-in ready for flight software teams, Stage 10 will deliver a portable C11 hardware abstraction layer (sw/ccsds_ttc_driver.h, sw/ccsds_ttc_driver.c) and three OS integrations:

1. NASA Core Flight System (cFS) Command Ingest (**CI_LAB**) & Telemetry Output (**TO_LAB**) Apps: Direct zero-copy binding between the cFS Software Bus (CFE_SB) and the hardware Virtual Channel queues.
2. RTEMS 6 & FreeRTOS Board Support Package (BSP): Interrupt Service Routines (ISRs) for fault_irq_out and edac_scrub_req_out that automatically log SECDED single/double-bit counters (REG_EDAC_CNT), BCH error rates (REG_BCH_CNT), SDLS authentication failures

(`REG_LINK_ERR_CNT`), and TMR SEU scrub counts (`REG_TMR_SCRUB`) into spacecraft Housekeeping (HK) telemetry packets.

3. 1-PPS Time Synchronization Task: Discipline routine latching the GPS/star-tracker 1-PPS pulse into `REG_OBT_COARSE` and `REG_OBT_FINE` per [CCSDS 301.0-B-4](https://ccsds.org/Pubs/301x0b4e1.pdf).

Chapter 10

Stages 11–12 Roadmap: Rad-Hard Silicon Mapping, Unbounded Formal Proofs, and RF FlatSat Qualification

The final two stages bridge the gap from a verified FPGA design (TRL-5/6) to a flight-qualified subsystem (TRL-8/9):

10.1 Stage 11: Vendor-Specific Radiation-Hardened **techmap** Wrappers & Formal Verification

1. Rad-Hard Primitive Technology Mapping (**rtl/techmap/**):
   - Microchip RTG4 (**RT4G150**) & PolarFire RT (**RTPF500T**): Map our behavioral Hsiao $(39, 32)$ SECDED memories onto native `LSRAM` blocks with hardwired EDAC controllers, and verify that Synplify Pro preserves all `(* syn_preserve = 1 *)` TMR triplets without LUT sharing.
   - AMD Space-Grade Kintex UltraScale (**XQRKU060**): Connect `edac_scrub_req_out` and `fault_irq_out` directly to the Xilinx Soft Error Mitigation (SEM) UltraScale IP controller so configuration-frame CRAM upsets are scrubbed alongside our user-logic TMR flip-flops.
   - NanoXplore **NG-Large** (**NX1H140TSP**): Provide NanoXplore Impulse synthesis constraints mapping TMR voters to DICE (Dual Interlocked Storage Cell) latches.
2. Unbounded Formal Property Verification (**formal/ccsds_sva_formal.sby**): Convert our seven invariant specifications (`SVA-FARM1-1`, `SVA-FARM1-2`, `SVA-FIFO-3`, `SVA-CSR-4`, `SVA-HCPD-5`, `SVA-SDLS-6`, and `SVA-FOP1-7`) into formal `assert` / `assume` / `cover` properties proven across unbounded clock cycles using SymbiYosys (open-source Yosys + Z3/Bitwuzla) and Cadence JasperGold / Mentor Questa Formal.

10.2 Stage 12: Hardware-in-the-Loop (HIL) RF FlatSat & Cross-Agency Interoperability

1. Dual-Board FPGA FlatSat Loopback Over Coaxial RF:
   - Synthesize **ROLE_MODE = 0** (Spacecraft Flight Core) onto an AMD Kintex UltraScale (`KCU105` / `XCKU040`) evaluation board connected to an FMC RF transceiver daughter card (e.g., AD9361 / ADRV9009).

- Synthesize **`ROLE_MODE = 1`** (Hardware Ground EGSE) onto a second FPGA/RFSoC board (or Zynq UltraScale+ RFSoC) connected via coaxial cables, a programmable step attenuator, and an AWGN noise source.
- Measure real hardware waterfall BER/FER curves, S/X-band coherent turnaround phase noise, T2B/T4B ranging jitter (< 10 cm RMS), and Emergency `HCPD` hardware reset latency under live RF fading.

2. Cross-Agency Interoperability Testing: Validate bit-level over-the-air interoperability against external reference implementations, including Frontgrade Gaisler **`GRTM`**/**`GRTC`** simulation models, NASA ITC / NOS3 ground-station software, and GNU Radio **`gr-satellites`** / **`gr-ccsds`** bitstreams.

Summary Conclusion: With Stages 0–8 (`v2.15.0`) complete, `CCSDS-SAT-TTC-IP` already provides a fully working, 36-file synthesizable/simulatable SystemVerilog architecture verified in Vivado 2022.2 `xsim` and static timing analysis ($F_{\max} = 248.8$–312.5 MHz on Kintex UltraScale). Executing Stages 9–12 (full AES-GCM/RS-BM/LDPC-ROM expansion, Scatter-Gather DMA + cFS/RTEMS drivers, rad-hard `techmap`, and RF FlatSat HIL testing) will complete its journey from a verified TRL-5 FPGA prototype to a TRL-9 flight-ready spacecraft transceiver.

Bibliography

[1] CCSDS 133.0-B-2, Space Packet Protocol, Blue Book, Issue 2, June 2020.

[2] CCSDS 132.0-B-3, TM Space Data Link Protocol, Blue Book, Issue 3, Oct 2021.

[3] CCSDS 232.0-B-4, TC Space Data Link Protocol, Blue Book, Issue 4, Oct 2021.

[4] CCSDS 232.1-B-2, Communications Operation Procedure-1 (COP-1), Blue Book, Issue 2, Sept 2010.

[5] CCSDS 732.0-B-4, AOS Space Data Link Protocol, Blue Book, Issue 4, Oct 2021.

[6] CCSDS 732.1-B-3, Unified Space Data Link Protocol (USLP), Blue Book, Issue 3, June 2024.

[7] CCSDS 211.0-B-6, Proximity-1 Space Link Protocol—Data Link Layer, Blue Book, Issue 6, July 2020.

[8] CCSDS 131.0-B-5, TM Synchronization and Channel Coding, Blue Book, Issue 5, Sept 2023.

[9] CCSDS 231.0-B-4, TC Synchronization and Channel Coding, Blue Book, Issue 4, July 2021.

[10] CCSDS 231.1-O-1, Dedicated Short-Block Uplink LDPC Codes, Orange Book, Issue 1, April 2015.

[11] CCSDS 301.0-B-4, Time Code Formats (CUC On-Board Time), Blue Book, Issue 4, Nov 2010.

[12] CCSDS 355.0-B-2, Space Data Link Security Protocol (SDLS), Blue Book, Issue 2, July 2022.

[13] CCSDS 401.0-B-32, Radio Frequency and Modulation Systems—Part 1: Earth Stations and Spacecraft, Blue Book, Oct 2021.

[14] CCSDS 414.1-B-3, Pseudo-Noise (PN) Ranging Systems, Blue Book, Issue 3, July 2022.