
J0_i
RTL_OR
J2_i
RTL_AND
J1_i
RTL_AND
K2_i
RTL_AND
Q0_next0_i
RTL_AND
Q2_next0_i
RTL_AND
Q1_next0_i
RTL_AND
Q2_next0_i__0
RTL_AND
Q0_next0_i__0
RTL_AND
Q1_next0_i__0
RTL_AND
Q0_next_i
RTL_OR
Q1_next_i
RTL_OR
Q2_next_i
RTL_OR
rst_n
clk
q_reg[2:0]
CLR
C
D
Q
RTL_REG_ASYNC
q[2:0]