

# **OptiMOS™2** Power-Transistor

### **Features**

- Dual N-channel, normal level
- Excellent gate charge x R DS(on) product (FOM)
- Low on-resistance R DS(on)
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC<sup>1)</sup> for target application
- Ideal for high-frequency switching and synchronous rectification
- 100% avalanche tested
- Halogen-free according to IE61249-2-21





Туре	Package	Marking
BSC750N10ND G	PG-TDSON-8	750N10ND

V <sub>DS</sub>	100	٧
$R_{\mathrm{DS(on),max}}$	75	mΩ
ID	13	Α

**Product Summary** 

### PG-TDSON-8



SII	8 D1
G12	7 D1
S23	6 D2
G24	5 D2

Parameter	Symbol	Conditions	Va	Unit	
			≤10 secs	steady state	]
Continuous drain current	I <sub>D</sub>	V <sub>GS</sub> =10 V, T <sub>C</sub> =25 °C	1	А	
		V <sub>GS</sub> =10 V, T <sub>C</sub> =100 °C	8	8.5	
		V <sub>GS</sub> =10 V, T <sub>A</sub> =25 °C <sup>3)</sup>	5.0	3.2	
Pulsed drain current <sup>2)</sup>	/ <sub>D,pulse</sub>	T <sub>C</sub> =25 °C	5	1	
Avalanche energy, single pulse	E <sub>AS</sub>	$I_{D}$ =13 A, $R_{GS}$ =25 Ω	1	mJ	
Reverse diode dv/dt	dv/dt	$I_{D}$ =13 A, $V_{DS}$ =80 V, d <i>i</i> /d <i>t</i> =100 A/ $\mu$ s, $T_{j,max}$ =150 °C	6		kV/μs
Gate source voltage	$V_{GS}$		±	V	
Power dissipation	$P_{\text{tot}}$	T <sub>C</sub> =25 °C	26		W
		T <sub>A</sub> =25 °C <sup>3)</sup>	3.6	1.5	
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 .	°C	
IEC climatic category; DIN IEC 68-1			55/1		

<sup>1)</sup> J-STD20 and JESD22



Parameter	Symbol	Conditions		Values		
			min.	typ.	max.	1
Thermal characteristics						
Thermal resistance, junction - case	R <sub>thJC</sub>	bottom	-	-	4.9	K/W
		top			20	1
Thermal resistance, junction - ambient, 6 cm² cooling area <sup>3)</sup>	$R_{\mathrm{thJA}}$	t≤10 s	-	-	35	
		steady state	-	-	85	

**Electrical characteristics**, at  $T_j$ =25 °C, unless otherwise specified

### Static characteristics

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	100	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 12  \mu A$	2	3	4	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C	ı	0.1	1	μA
		V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	1	10	100	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	-	1	100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10 V, I <sub>D</sub> =13 A	-	62	75	mΩ
Gate resistance	R <sub>G</sub>		-	0.8	-	Ω
Transconductance	g fs	V <sub>DS</sub>  >2 I <sub>D</sub>  R <sub>DS(on)max</sub> , I <sub>D</sub> =13 A	6.5	13	-	s

<sup>&</sup>lt;sup>2)</sup> See figure 3

 $<sup>^{3)}</sup>$  Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm<sup>2</sup> (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air. One transistor active.



Parameter	Symbol	Symbol Conditions		Values		
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	C iss		1	540	720	pF
Output capacitance	C oss	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz	ı	76	100	
Reverse transfer capacitance	C <sub>rss</sub>		1	8	12	
Turn-on delay time	$t_{d(on)}$		1	9	13	ns
Rise time	t <sub>r</sub>	V <sub>DD</sub> =50 V, V <sub>GS</sub> =10 V,	-	4	6	
Turn-off delay time	t <sub>d(off)</sub>	$I_{D}$ =13 A, $R_{G}$ =2.4 Ω	-	13	18	
Fall time	t <sub>f</sub>	1	-	3	4	
Gate Charge Characteristics <sup>4)</sup>						
Gate to source charge	Q <sub>gs</sub>		-	3	4	nC
Gate to drain charge	Q <sub>gd</sub>	V <sub>DD</sub> =50 V, I <sub>D</sub> =13 A, V <sub>GS</sub> =0 to 10 V	-	2	3	
Switching charge	Q <sub>sw</sub>		-	4	6	
Gate charge total	Qg		1	8	11	
Gate plateau voltage	V <sub>plateau</sub>		1	6	1	V
Output charge	Q <sub>oss</sub>	V <sub>DD</sub> =50 V, V <sub>GS</sub> =0 V	1	8	10	
Reverse Diode						
Diode continuous forward current	Is	T -25 °C	-	-	13	А
Diode pulse current	I <sub>S,pulse</sub>	T <sub>C</sub> =25 °C	1	-	52	
Diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> =0 V, I <sub>F</sub> =13 A, T <sub>j</sub> =25 °C	-	1	1.2	V
Reverse recovery time	t <sub>rr</sub>	V <sub>R</sub> =50 V, I <sub>F</sub> =I <sub>S</sub> ,	-	67		ns
Reverse recovery charge	Q <sub>rr</sub>	d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs	-	114	-	nC

<sup>&</sup>lt;sup>4)</sup> See figure 16 for gate charge parameter definition





### 1 Power dissipation

# $P_{tot}$ =f( $T_{C}$ )

### 2 Drain current

$$I_D=f(T_C); V_{GS} \ge 10 \text{ V}$$






# 3 Safe operating area

$$I_D$$
=f( $V_{DS}$ );  $T_C$ =25 °C;  $D$ =0

parameter:  $t_{\rm p}$ 

10<sup>2</sup>




 $V_{\rm DS}$  [V]

# 4 Max. transient thermal impedance

$$Z_{thJC}$$
=f( $t_p$ )

parameter:  $D = t_p/T$ 






### 5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 \text{ °C}$ 


parameter: V<sub>GS</sub>



### 6 Typ. drain-source on resistance

 $R_{DS(on)}$ =f( $I_D$ );  $T_j$ =25 °C


parameter: V<sub>GS</sub>



# 7 Typ. transfer characteristics


 $I_D = f(V_{GS}); |V_{DS}| > 2|I_D|R_{DS(on)max}$ 

parameter:  $T_{\rm j}$ 



# 8 Typ. forward transconductance

$$g_{fs}$$
=f( $I_D$ );  $T_j$ =25 °C






### 9 Drain-source on-state resistance

# $R_{DS(on)}$ =f( $T_j$ ); $I_D$ =13 A; $V_{GS}$ =10 V

# 140 120 100 80 98% 40 40 20

# 10 Typ. gate threshold voltage

$$V_{GS(th)}$$
=f( $T_j$ );  $V_{GS}$ = $V_{DS}$ 



# 11 Typ. capacitances

-60

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$ 

-20


20


*T*<sub>j</sub> [°C]

### 12 Forward characteristics of reverse diode

 $I_{F}$ =f( $V_{SD}$ )
parameter:  $T_{j}$ 

140







### 13 Avalanche characteristics

 $I_{\mathsf{AS}}$ =f( $t_{\mathsf{AV}}$ );  $R_{\mathsf{GS}}$ =25  $\Omega$ 


parameter:  $T_{j(start)}$ 

# 100 25 °C 100 °C 125 °C 1000 1000 1000 t<sub>AV</sub> [µs]

# 14 Typ. gate charge


 $V_{\rm GS}$ =f(Q<sub>gate</sub>);  $I_{\rm D}$ =13 A pulsed

parameter:  $V_{\rm DD}$ 




# 15 Drain-source breakdown voltage

 $V_{BR(DSS)}$ =f( $T_j$ );  $I_D$ =1 mA




### 16 Gate charge waveforms





# **Package Outline and Footprint**


### **PG-TDSON-8** dual





Tape

### **PG-TDSON-8**



Dimensions in mm



Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.