



# Product Specification AU OPTRONICS CORPORATION

### (V ) Preliminary Specifications( ) Final Specifications

Module 17.3"(17.26") FHD 16:9 Color TFT-LCD with LED Backlight design					
Model Name B173HAN04.4 Dell P/N: 5YKTJ					
H/W	2A				
Note ( 🔒 )	LED Backlight with driving circuit design				

Customer	Date
Checked & Approved by	Date
Note: This Specification is without notice.	s subject to change

Approved by	Date				
YW Lee	10/03/2019				
Prepared by	Date				
Chihneng Chen	10/03/2019				
NBBU Marketing Division AU Optronics corporation					

B173HAN04.4 <u>Document Version : 0.3</u> 1 of 32





# Product Specification AU OPTRONICS CORPORATION

#### **Contents**

1.	Handling Precautions	4
2.	General Description	5
	2.1 General Specification5	<u>;</u>
	2.2 Optical Characteristics6	j
3.	Functional Block Diagram	. 11
4.	Absolute Maximum Ratings	. 12
	4.1 Absolute Ratings of TFT LCD Module12	
	4.2 Absolute Ratings of Environment12	)
5.	Electrical Characteristics	. 13
	5.1 TFT LCD Module	3
	5.2 Backlight Unit	
6.	Signal Interface Characteristic	. 17
	6.1 Pixel Format Image17	
	6.2 Integration Interface Requirement18	}
	6.3 Interface Timing	
	6.4 Power ON/OFF Sequence	
7.	Panel Reliability Test	. 24
	7.1 Vibration Test24	ŀ
	7.2 Shock Test24	ŀ
	7.3 Reliability Test24	ŀ
8.	Mechanical Characteristics	. 25
	8.1 LCM Outline Dimension25	;
9.	Shipping and Package	. 27
	9.1 Shipping Label Format27	,
	9.2 Carton Package27	,
	9.3 Shipping Package of Palletizing Sequence28	3
1(	0. Appendix	. 28
	10.1 EDID Description	3





# Product Specification AU OPTRONICS CORPORATION

Classify: AUO-General

#### **Record of Revision**

Ve	Version and Date Page		Old description	New Description	Remark
0.1	2019/05/16	All	First Edition for Customer		
0.2	2019/07/01	6, 27		Update color coordinates and modify shipping label	
0.3	2019/10/03	27,28		Change label to X20 version Update EDID of X20	





Global LCD Panel Exchange Center

#### **Product Specification**

AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12)Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.





#### **Product Specification**

AU OPTRONICS CORPORATION

#### 2. General Description

B173HAN04.4 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B173HAN04.4 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\! \text{C}$  condition:

Items	Unit	Specificatio	ns			
Screen Diagonal	[mm]	17.3"(17.26)				
Active Area	[mm]	381.888 x 214.812				
Pixels H x V		1920 x 3 (RGB) x 1080				
Pixel Pitch	[mm]	0.1989 x 0.1	989			
Pixel Format		R.G.B. Vertic	cal Stripe			
Display Mode		Normally Bla	ick			
White Luminance (ILED=23mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	375 Max. (5 points average) 300 typ. (5 points average) 255 Min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		800 typ				
Response Time	[ms]	Tr+Tf 9 typ	).			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	8.1W max (max: inculd Logic@mosaic & BL power)				
Weight	[Grams]	500g max				
			Min.	Тур.	Max.	
Physical Size	[mm]	Length	389.59	389.89	390.19	
Filysical Size	[[11]]	Width	226.71	227.01	227.31	
		Thickness	-	-	3.5	
Electrical Interface		4 Lane 5.4G	eDP1.3 (e	DP / with	PSR)	
Glass Thickness	[mm]	0.4				
Surface Treatment		Anti-Glare, Hardness 3H				
Support Color		16.7M colors ( RGB 8-bit )				
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				

3173HAN04.4 Document Version: 0.3 5 of 3





#### **Product Specification**

AU OPTRONICS CORPORATION

RoHS Compliance RoHS Compliance

#### 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25  $^{\circ}\!\text{C}$  (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance  ILED = 23mA  (Base Panel Only)			5 points average	255	300	375	cd/m <sup>2</sup>	1, 4, 5
Viewing Ar	aglo	θ R θ L	Horizontal (Right) CR = 10 (Left)	80 80	85 85	-	degree	4, 9
Viewing Ai	igie	<b>ψ</b> н <b>ψ</b> ∟	Vertical (Upper) CR = 10 (Lower)	80 80	85 85			4, 9
Luminance Un	iformity	δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ 13P	13 Points		-	1.53		2, 3, 4
Contrast R	atio	CR		600	800	-		4, 6
Cross ta	lk	%				4		4, 7
Response	Time	T <sub>RT</sub>	Rising + Falling	-	9	-	msec	4, 8
Response	Time	T <sub>G To G</sub>			7		msec	8
Response -	Time	Tod G To G			NA		msec	8
	White	Wx		0.283	0.313	0.343		
	VVIIIC	Wy		0.299	0.329	0.359		
Color /	Red	Rx		0.617	0.647	0.677		
Chromaticity	Nou	Ry		0.302	0.332	0.362		
Coodinates	Green	Gx	CIE 1931	0.272	0.302	0.332		4
	Orccii	Gy		0.564	0.594	0.624		
	Blue	Bx		0.115	0.145	0.175		
	Diuc	Ву		0.034	0.074	0.104		
NTSC		%		-	72	-		

B173HAN04.4 <u>Document Version : 0.3</u> 6 of 32






Global LCD Panel Exchange Center


#### **Product Specification**

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

7	_	Maximum Brightness of five points
δ <sub>W5</sub>	_	Minimum Brightness of five points
Σ	_	Maximum Brightness of thirteen points
δ <sub>W13</sub>	_	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting






#### **Product Specification**

#### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White  $(Y_L)$ :

Measure the luminance of gray level 63 at 5 points  $\cdot$  Y<sub>L</sub> = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

 $Y_A$  = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)


 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Global LCD Panel Exchange Center


#### **Product Specification**

#### AU OPTRONICS CORPORATION



**Note 8**: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.



The gray to gray response time is defined as the following table.

Gray Level to Gray Level		Target gray level					
		L0	L63	L127	L191	L255	
	L0						
	L63						
Start gray level	L127						
	L191						
	L255						

T<sub>GTG typ</sub> is the total average time at rising time and falling time of gray to gray.






#### **Product Specification**

AU OPTRONICS CORPORATION

Note 9: Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



B173HAN04.4 <u>Document Version : 0.3</u> 10 of 32






#### **Product Specification** AU OPTRONICS CORPORATION

#### 3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 40 Pin







#### **Product Specification**

AU OPTRONICS CORPORATION

#### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

#### 4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions			
Operating Temperature	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	10	90	[%RH]	Note 4			

Note 1: At Ta (25°℃)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal , for example)



Operating Range

Storage Range

+

DOCUMENT VEISION . 0.3





#### **Product Specification**

AU OPTRONICS CORPORATION

#### 5. Electrical Characteristics

#### 5.1 TFT LCD Module


#### **5.1.1 Power Specification**


Input power specifications are as follows;

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	2.1	4.2	[Watt]	Note 1
IDD	IDD Current	-	-	1400	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : PDD(typ)@ mosaic pattern Maximum Power ; PDD(Max)@ R/G/B pattern Maximum Power IDD(Max)=PDD(Max) / VDD(Min)

Note 2 : Measure Condition





.....Vip.rising.time

DOCUMENT VERSION . U.S





Global LCD Panel Exchange Center


#### **Product Specification**

AU OPTRONICS CORPORATION

#### **5.1.2 Signal Electrical Characteristics**

Signal electrical characteristics are as follows;

#### **Display Port main link signal:**



Display port main link						
		Min	Тур	Max	unit	
VCM	RX input DC Common Mode Voltage		0		V	
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	75		1320	mV	

Follow as VESA display port standard V1.3


**Document Version: 0.3** 14 of 32



Global LCD Panel Exchange Center

#### **Product Specification** AU OPTRONICS CORPORATION

#### **Display Port AUX\_CH signal:**



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage	•	0		V
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	270		800	V

Follow as VESA display port standard V1.3

#### **Display Port VHPD signal:**

Display port VHPD						
		Min	Тур	Max	unit	
VHPD	HPD Voltage	2.25	-	3.6	V	

Follow as VESA display port standard V1.3

**②** 

Classify: AUO-General



#### **Product Specification**

AU OPTRONICS CORPORATION

#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	6.0	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	1	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =24 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	6 Note 2	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	3.0		3.3	[Volt]	
LED Enable Input Low Level	VLED_EN			0.5	[Volt]	Define as
PWM Logic Input High Level	2	3.0		3.3	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN			0.5	[Volt]	(Ta=25°ℂ)
PWM Input Frequency	FPWM	200		10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1 : Recommend system pull up/down resistor no bigger than 10kohm

Note 2: measured in panel VLED at PWM duty ratio 100%

.

3173HAN04.4 <u>Document Version: 0.3</u> 16 OT 32

1000



Classify: AUO-General



#### **Product Specification**

AU OPTRONICS CORPORATION

#### 6. Signal Interface Characteristic

#### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	I				1920
1st Line	R G B	R G B		R G B	R G B
			ı		1
	:	:	:	;	
	.	.	•		.
	'	'	•	'	'
	;	:		:	:
					.
	'	'	T.	'	'
	;	- ;	1	;	;
1080th Line	R G B	R G B		R G B	R G B

**②** 

Classify: AUO-General



#### **Product Specification**

AU OPTRONICS CORPORATION

#### 6.2 Integration Interface Requirement

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX
Type / Part Number	eDP / 20765-040E-11A STM:MSAK24025P40M
Mating Housing/Part Number	IPEX / 20453-040T-01

#### 6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN No	Symbol	Function
1	DCR	DCR
2	H_GND	High Speed Ground
3	Lane3_N	Comp Signal Lane3
4	Lane3_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane2_N	Comp Signal Link Lane 2
7	Lane2_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Comp Signal Lane 1
10	Lane1_P	True Signal Link Lane 1
11	H_GND	High Speed Ground
12	Lane0_N	Comp Signal Link Lane 0
13	Lane0_P	True Signal Link Lane 0
14	H_GND	High Speed Ground
15	AUX_CH_P	True Signal Auxiliary Ch.
16	AUX_CH_N	Comp Signal Auxiliary Ch.
17	H_GND	High Speed Ground
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power


173HAN04.4 <u>Document Version : 0.3</u> 18 of 32





# Product Specification AU OPTRONICS CORPORATION

22	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
23	LCD GND	LCD logic and driver ground
24	LCD GND	LCD logic and driver ground
25	LCD GND	LCD logic and driver ground
26	LCD GND	LCD logic and driver ground
27	HPD	HPD signale pin
28	BL_GND	Backlight_ground
29	BL_GND	Backlight_ground
30	BL_GND	Backlight_ground
31	BL_GND	Backlight_ground
32	BL_Enable	Backlight On / Off
33	BL PWM DIM	System PWM signal Input
34	NC	NC
35	NC	NC
36	BL_PWR	Backlight power (8.5V~21V)
37	BL_PWR	Backlight power (8.5V~21V)
38	BL_PWR	Backlight power (8.5V~21V)
39	BL_PWR	Backlight power (8.5V~21V)
40	NC	No Connect



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off.

Internal circuit of eDP inputs are as following.





### Product Specification AU OPTRONICS CORPORATION

#### **6.3 Interface Timing** 6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 / 144Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	60	-	144	Hz
Clock frequency		1/ TClock	368.14	-	368.14	MHz
	Period	T <sub>V</sub>	136	-	1838	
Vertical	Active	T <sub>VD</sub>	1080			T <sub>Line</sub>
Section	Blanking	T <sub>VB</sub>	1216	-	2918	
	Period	T <sub>H</sub>	182	-	182	
Horizontal Section	Active	T <sub>HD</sub>	1920			T <sub>Clock</sub>
	Blanking	Тнв	2102		2102	

Note 1: The above is as optimized setting






#### 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

#### **Display Port panel power sequence:**



Display port interface power up/down sequence, normal system operation

#### **Display Port AUX\_CH transaction only:**



B173HAN04.4 **Document Version: 0.3** 21 of 32



#### **Product Specification**

AU OPTRONICS CORPORATION

Display port interface power up/down sequence, AUX\_CH transaction only

#### **Display Port Panel Power Sequence Timing Parameters**

Timing	D====i=4i==	Describer.		Limits		N-4
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
T2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	50ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.

Note 4: T8>T7

B173HAN04.4 <u>Document Version : 0.3</u> 22 of 32








# Product Specification AU OPTRONICS CORPORATION

#### Classify: AUO-General

#### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)	90% VLED 1	.ow 10%: 1	

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	. 3
T16	10	=
T17	10	-
T18	0.5	10
T19	1*	=
T20	1*	

Seamless change: T19/T20 = 5xTpwm\* \*T<sub>PWM</sub>= 1/PWM Frequency

23 of 32 B173HAN04.4 Document Version: 0.3



#### **Product Specification**

AU OPTRONICS CORPORATION

#### 7. Panel Reliability Test

#### 7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

• Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

• Active time: 2 ms

Pulse: X,Y,Z .one time for each side

#### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 300h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


32 of 32 <u>Document Version : 0.3</u>





# **Product Specification**

AU OPTRONICS CORPORATION

# 8. Mechanical Characteristics 8.1 LCM Outline Dimension








LCD Module's highest portion is the top polarizer and any other LCM material/component is lower than polarizer.

B173HAN04.4 Document Version: 0.3

**②** 

# **Product Specification**



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

B173HAN04.4 Document Version: 0.3





#### **Product Specification**

Classify: AUO-General


AU OPTRONICS CORPORATION

#### 9. Shipping and Package

#### 9.1 Shipping Label Format



Manufactured MM/WW Model No: B173HAN04.4 **AU Optronics** 











#### 9.2 Carton Package










# Product Specification AU OPTRONICS CORPORATION

Classify: AUO-General

#### 9.3 Shipping Package of Palletizing Sequence



#### 10. Appendix

	10.1 EDID Description									
	Byte	Field Name and Comments	Value	Value	Value					
	(hex)	r ieid Name and Comments	(hex)	(binary)	(DEC)					
	0	Header	00	00000000	0					
	1	Header	FF	11111111	255					
	2	Header	FF	11111111	255					
Header	3	Header	FF	11111111	255					
Ë	4	Header	FF	11111111	255					
	5	Header	FF	11111111	255					
	6	Header	FF	11111111	255					
	7	Header	00	00000000	0					
	8	EISA manufacture code = 3 Character ID	06	00000110	6					
	9	EISA manufacture code (Compressed ASCII)	AF	10101111	175					
	0A	Panel Supplier Reserved – Product Code	9D	10011101	157					
#	0B	Panel Supplier Reserved – Product Code	44	01000100	68					
oduc ion	0C	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0					
Pro /ers	0D	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0					
lor/	0E	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0					
Vendor / Product EDID Version	0F	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0					
>	10	Week of manufacture	11	00010001	17					
	11	Year of manufacture	1D	00011101	29					
	12	EDID structure version # = 1	01	0000001	1					
	13	EDID revision # = 4	04	00000100	4					
Pa ra	14	Video I/P definition	A5	10100101	165					

28 of 32 B173HAN04.4 Document Version: 0.3





# Product Specification AU OPTRONICS CORPORATION

		AU OPTRONICS CORPORATION			
	15	Max H image size = ?? cm(Rounded to cm)	26	00100110	38
	16	Max V image size = ?? cm(Rounded to cm)	16	00010110	22
	17	Display gamma = (gamma ×100)-100 = Example: ( 2.2×100 ) - 100 = 120	78	01111000	120
	18	Feature support	03	00000011	3
	19	Red/Green Low bit (RxRy/GxGy)	C4	11000100	196
	1A	Blue/White Low bit (BxBy/WxWy)	05	00000101	5
	1B	Red X Rx = 0.???	A5	10100101	165
~ m	1C	Red Y Ry = 0.???	55	01010101	85
Color	1D	Green X Rx = 0.???	4D	01001101	77
Panel Color Coordinates	1E	Green Y Ry = 0.???	98	10011000	152
g Ö	1F	Blue X Rx = 0.???	25	00100101	37
	20	Blue Y Ry = 0.???	13	00010011	19
	21	White X Rx = 0.???	50	01010000	80
	22	White Y Ry = 0.???	54	01010100	84
she	23	Established timings 1 (00h if not used)	00	00000000	0
Establishe d Timings	24	Established timings 2 (00h if not used)	00	00000000	0
Esta	25	Manufacturer's timings (00h if not used)	00	00000000	0
	26	Standard timing ID1 (01h if not used)	01	00000001	1
	27	Standard timing ID1 (01h if not used)	01	00000001	1
	28	Standard timing ID2 (01h if not used)	01	00000001	1
	29	Standard timing ID2 (01h if not used)	01	00000001	1
	2A	Standard timing ID3 (01h if not used)	01	00000001	1
	2B	Standard timing ID3 (01h if not used)	01	00000001	1
Standard Timing ID	2C	Standard timing ID4 (01h if not used)	01	00000001	1
<u>ia</u>	2D	Standard timing ID4 (01h if not used)	01	00000001	1
Lp	2E	Standard timing ID5 (01h if not used)	01	00000001	1
nde	2F	Standard timing ID5 (01h if not used)	01	00000001	1
Sta	30	Standard timing ID6 (01h if not used)	01	00000001	1
	31	Standard timing ID6 (01h if not used)	01	00000001	1
	32	Standard timing ID7 (01h if not used)	01	00000001	1
	33	Standard timing ID7 (01h if not used)	01	00000001	1
	34	Standard timing ID8 (01h if not used)	01	00000001	1
-	35	Standard timing ID8 (01h if not used)	01	00000001	1
Timing Descripter #1	36	Pixel Clock/10,000 (LSB)	CE	11001110	206
	37	Pixel Clock/10,000 (MSB)	8F	10001111	143
		Horizontal Active = ???? pixels			
	38	(lower 8 bits)  Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits)	80 B6	10000000	128 182
	38 3A	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	70	01110000	112
i=	3B	Vertical Active = ??? lines	38	00111000	56
	JD	VEHILORI ALLIVE - !!! IIIIES	30	00111000	50

29 of 32

**Document Version: 0.3** 



# Product Specification AU OPTRONICS CORPORATION

3C   panels   Vertical Active : Vertical Blanking (Tvbp)   (upper4:4   John 1000000   Vertical Active : Vertical Blanking (Tvbp)   (upper4:4   John 10000000   John 1000000   John 1000000   John 10000000   John 1000000000000000000000000000000000000	1	AU OF IRONICS CORFORATION								
3D   bits   3D   bits   3D   bits   3D   01000000	136	10001000	88	1 /	3C					
3F   Horizontal Sync, Pulse Width = ???? pixels   20   00100000	64	01000000	40		3D					
40   Vertical Sync, Offset (Tvfp) = ? lines   Sync Width = ? lines   A5   10100101	48	00110000	30	Horizontal Sync, Offset (Thfp) = ?? pixels	3E					
Horizontal Vertical Sync Offset/Width upper 2 bits	32	00100000	20	Horizontal Sync, Pulse Width = ??? pixels	3F					
42	165	10100101	A5	Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines	40					
43   Vertical image Size = ???? mm	0	00000000	00	Horizontal Vertical Sync Offset/Width upper 2 bits	41					
44	126	01111110	7E	, and the second						
45	215	11010111	D7							
A6	16	00010000	10	Horizontal Image Size / Vertical image size	44					
Bit[7] 0: Non-interlace, 1: Interlace   Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3   Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital   composite, 11: Digital separate   Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of   bits 4 and 3 - see VESA EDID Spec 1.3   Bit[0] : See VESA EDID Spec 1.3   Bit[0] : See VESA EDID Spec 1.3   Digital   Digital   See VESA EDID Spec 1.3   Digital   See VESA EDID Spec 1.3   Digital   Digi	0	00000000	00	Horizontal Border = 0 (Zero for Notebook LCD)	45					
Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3   Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital   Composite, 11: Digital separate   Bit[2:1]   : The interpretation of bits 2 and 1 is dependent on the decode of   bits 4 and 3 - see VESA EDID Spec 1.3   Bit[0]   : See VESA EDID Spec 1.3     1A   00011010	0	00000000	00	Vertical Border = 0 (Zero for Notebook LCD)	46					
Pixel Clock/10,000	26	00011010	10	Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3  Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10:  Digital composite, 11: Digital separate  Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3  Bit[0] : See VESA EDID Spec 1.3	47					
A8	26	00011010	IA							
Horizontal Active = xxxx pixels   00   00000000	0	00000000	00	(LSB)	48					
AA	0	00000000	00		49					
AB   bits	0	00000000	00	(lower 8 bits)	4A					
AD   Vertical Active   = xxxx lines   00   00000000	0	00000000	00	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	4B					
52         Vertical Sync, Offset (Tvfp) = xx lines         Sync Width = xx lines         00         00000000           53         Horizontal Vertical Sync Offset/Width upper 2 bits         00         00000000           54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)						
52         Vertical Sync, Offset (Tvfp) = xx lines         Sync Width = xx lines         00         00000000           53         Horizontal Vertical Sync Offset/Width upper 2 bits         00         00000000           54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00		4D					
52         Vertical Sync, Offset (Tvfp) = xx lines         Sync Width = xx lines         00         00000000           53         Horizontal Vertical Sync Offset/Width upper 2 bits         00         00000000           54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00	panels)	cripter R 4E					
52         Vertical Sync, Offset (Tvfp) = xx lines         Sync Width = xx lines         00         00000000           53         Horizontal Vertical Sync Offset/Width upper 2 bits         00         00000000           54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00		Sed 4F					
52         Vertical Sync, Offset (Tvfp) = xx lines         Sync Width = xx lines         00         00000000           53         Horizontal Vertical Sync Offset/Width upper 2 bits         00         00000000           54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00	Horizontal Sync, Offset (Thfp) = xxxx pixels	griin 20					
52         Vertical Sync, Offset (Tvfp) = xx lines         Sync Width = xx lines         00         00000000           53         Horizontal Vertical Sync Offset/Width upper 2 bits         00         00000000           54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00	Horizontal Sync, Pulse Width = xxxx pixels	ji i 51					
54         Horizontal Image Size = xxx mm         00         00000000           55         Vertical image Size = xxx mm         00         00000000	0	00000000	00	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines						
55 Vertical image Size = xxx mm 00 00000000	0	00000000	00	Horizontal Vertical Sync Offset/Width upper 2 bits	53					
	0	00000000	00	Horizontal Image Size =xxx mm	54					
56 Horizontal Image Size / Vertical image size 00 00000000	0	00000000	00	Vertical image Size = xxx mm	55					
1 ionzontal image of 7 vertical image size 00 0000000	0	00000000	00	Horizontal Image Size / Vertical image size	56					
57 Horizontal Border = 0 (Zero for Notebook LCD) 00 00000000	0	00000000	00	Horizontal Border = 0 (Zero for Notebook LCD)	57					
58 Vertical Border = 0 (Zero for Notebook LCD) 00 00000000	0	00000000	00	Vertical Border = 0 (Zero for Notebook LCD)	58					





# Product Specification AU OPTRONICS CORPORATION

		AU OPTRONICS CORPORATION			
Timing Descripter #3 Dell specific information	59 5A 5B 5C 5D 5E 5F 60 61 62 63	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of	1A 00 00 00 FE 00 35 59 4B 54 4A	00011010 00000000 00000000 11111110 000000	26 0 0 0 254 0 53 89 75 84 74
	66	Manufacturer P/N	31	00110001	49
	67	Manufacturer P/N	37	00110111	55
	68	Manufacturer P/N	33	00110011	51
	69	Manufacturer P/N	48	01001000	72
	6A	Manufacturer P/N	41	01000001	65
	6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	4E	01001110	78
	6C	Flag	00	00000000	0
	6D	Flag	00	00000000	0
	6E	Flag	00	00000000	0
	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
4	70	Flag	00	00000000	0
#er#	71	Color Management	02	00000010	2
cript	72	Panel Structure	41	01000001	65
Des	73	Frame Rate	0D	00001101	13
Timing Descripter #4	74	Light Controller Interface and Luminance	9E	10011110	158
Timi	75	Outdoor Features	00	00000000	0
	76	Multi-Media Features	11	00010001	17
	77	Multi-Media Features	00	00000000	0
	78	Special Features #1	00	00000000	0
	79	Special Features #2	0B	00001011	11
	7A	Special Features #3	01	00000001	1

31 of 32

B173HAN04.4 Document Version: 0.3





#### **Product Specification**

AU OPTRONICS CORPORATION

				1	
		(If <13 char, then terminate with ASCII code 0Ah, set remaining char			
	7B	= 20h)	0A	00001010	10
		(If <13 char, then terminate with ASCII code 0Ah, set remaining char			
	7C	= 20h)	20	00100000	32
		(If <13 char, then terminate with ASCII code 0Ah, set remaining char			
	7D	= 20h)	20	00100000	32
ņ		Extension flag (# of optional 128 EDID extension blocks to follow,			
Checksu m	7E	Typ = 0)	00	00000000	0
l he		Checksum (The 1-byte sum of all 128 bytes in this EDID block			
O	7F	shall = 0)	2A	00101010	42

#### **10.2 Note**

DPCD Ver.	sDRRS	DCR	DMRRS	PSR	МВО	VESA DSC	MSO	Free-Sync	HDR	Dimming
1.2	Off	On	Off	PSR1 on	Off	Off	Off	Off	NA	No HDR Global

- 1) Any other PCB component is lower than top polarizer.
- The vernier caliper is used to measure the X,Y,Z outline dimension and other dimensions are measured by 3D measuring instrument. For the flatness is measured by the thick gauge.
   Attached cell tape is naturally floating, and need to be compressed while measuring.
- o) Attached cell tape is naturally heating, and need to be compressed while including