

Mux

To simplify the design, I created 2 mux components. They are simple design files that take a 1 bit mux input and either 2 64 bit inputs and 1 64 bit output, or 2 5 bit inputs and 1 5 bit output.

```
34 entity mux is
35     Port ( muxBit : in STD_LOGIC;
36           inputA : in STD_LOGIC_VECTOR (63 downto 0);
37           inputB : in STD_LOGIC_VECTOR (63 downto 0);
38           output : out STD_LOGIC_VECTOR (63 downto 0));
39 end mux;
10
11 architecture Behavioral of mux is
12
13     begin
14
15     process(muxbit, inputA, inputB) is
16     begin
17         if muxBit = '0' then
18             output <= inputA;
19         else
20             output <= inputB;
21         end if;
22     end process;
23 end Behavioral;
24
```

```
33
34 entity mux_reg is
35     Port ( muxBit : in STD_LOGIC;
36           inputA : in STD_LOGIC_VECTOR (4 downto 0);
37           inputB : in STD_LOGIC_VECTOR (4 downto 0);
38           output : out STD_LOGIC_VECTOR (4 downto 0));
39 end mux_reg;
10
11 architecture Behavioral of mux_reg is
12
13     begin
14
15     process(muxbit, inputA, inputB) is
16     begin
17         if muxBit = '0' then
18             output <= inputA;
19         else
20             output <= inputB;
21         end if;
22     end process;
23
24 end Behavioral;
--
```

Instruction Breakup

Additionally I created another component that broke up the instruction into its relevant constant sections. This is unnecessary to make the processor run, but helped for labeling signals. Rather than just using instruction(31 downto 21) for the opcode inputs, you could just have it declared as a signal called opcode, which helps make the code a little more readable.

```
33 |
34 | entity instruction_breakup is
35 |     Port ( instruction : in STD_LOGIC_VECTOR (31 downto 0);
36 |           opcode       : out STD_LOGIC_VECTOR (10 downto 0);
37 |           regSelReadA  : out STD_LOGIC_VECTOR (4 downto 0);
38 |           regSelReadBTop : out STD_LOGIC_VECTOR (4 downto 0);
39 |           regSelReadBBot : out STD_LOGIC_VECTOR (4 downto 0);
40 |           regSelWrite   : out STD_LOGIC_VECTOR (4 downto 0));
41 | end instruction_breakup;
42 |
43 | architecture Behavioral of instruction_breakup is
44 |
45 | begin
46 |
47 | opcode <= instruction (31 downto 21);
48 | regSelReadA <= instruction (9 downto 5);
49 | regSelReadBTop <= instruction (20 downto 16);
50 | regSelReadBBot <= instruction (4 downto 0);
51 | regSelWrite <= instruction (4 downto 0);
52 |
53 | end Behavioral;
54 |
```

The Single Cycle Processor

The single cycle processor file essentially just declares all the components and connects the inputs and outputs of those components according to the diagram in the assignment instructions. Here is an example of the component declaration and connection using the alu and the alu control as an example:

```

37 architecture Behavioral of single_cycle is
38     -- Component declaration
39     component alu port(
40         inputA : in STD_LOGIC_VECTOR (63 downto 0);
41         inputB : in STD_LOGIC_VECTOR (63 downto 0);
42         control : in STD_LOGIC_VECTOR (3 downto 0);
43         output  : out STD_LOGIC_VECTOR (63 downto 0);
44         zero    : out STD_LOGIC);
45     end component;
46
47     component alu_control port(
48         aluOp : in STD_LOGIC_VECTOR (1 downto 0);
49         opCode : in STD_LOGIC_VECTOR (10 downto 0);
50         aluControl : out STD_LOGIC_VECTOR (3 downto 0));
51     end component;
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129     --alu
130     signal aluInputB: STD_LOGIC_VECTOR (63 downto 0);
131     signal aluControl: STD_LOGIC_VECTOR (3 downto 0);
132     signal aluOutput: STD_LOGIC_VECTOR (63 downto 0);
133     signal zero: STD_LOGIC;
134
135     --alu_cont
136     signal aluOp : STD_LOGIC_VECTOR (1 downto 0);
137     signal opcode : STD_LOGIC_VECTOR (10 downto 0);
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197     alu_0: alu port map(
198         inputA => regOutA,
199         inputB => aluInputB,
200         control => aluControl,
201         output => aluOutput,
202         zero => zero);
203     alu_pc: alu port map(
204         inputA => instrAddr,
205         inputB => plusFour,
206         control => aluAdd,
207         output => addrPlusFour);
208     alu_b: alu port map(
209         inputA => currentInstrAddr,
210         inputB => shiftOutput,
211         control => aluAdd,
212         output => branchAddr);
213     alu_control_0: alu_control port map(
214         aluOp => aluOp,
215         opCode => opcode,
216         aluControl => aluControl);


```


The alu and alu_control components are defined, their relevant signals are created and then they are instantiated as alu_0 and alu_control_0, where the relevant connections are made, for these two components the only connection is the output from the alu control called aluControl which is connected to the input called control on the alu. This process is repeated for every component in the single cycle processor until all connections have been made.

Testing the Processor

(All these waveforms are included in the single_cycle_behav.wcfg file in the zip file in order to see the values more clearly)


Running the processor with the data memory set for the first 64 bits = “0000....0001” and the second 64 bits set to “0000....0001 0000 0000”, results in this graph:






The first instruction loads the value 0x1 to register 2, the second instruction loads 0x100 into X3, this is verified by instruction 3, which runs x3 - x2 resulting in 0xff being stored into x4.

The next 3 instructions show the add, cbz and ldur instructions working:



The add instruction adds the same registers as the sub instruction, resulting in a value of 0x101 being stored to x5. The CBZ instruction reads x1 which was left as zero resulting in the PC branching from address 0x10 to 0x18, where another ldur instruction is performed.

The next 3 instructions show the orr and, and stur instructions running:



The orr instruction performs bitwise or on 0x100 and 0x1, which stores the value 0x101 to x6. The and instruction ands together the same 2 registers, which stores the value 0x0 to x7. Finally the stur instruction stores the value of x4 (0xff) to the second doubleword (x7 = 0, x7 + 8 = second doubleword) in the data memory. This instruction technically isn't confirmed to be working because no instruction afterwards looks at that memory location, but all the correct flags and registers are set correctly so it should be working.

Finally the single cycle processor runs the b instruction, an and instruction, and then an added no op instruction:



The branch instruction jumps the program counter from 0x28 to 0x30 (2 instructions). The and instructions and x1 and x0, which are both left as all 0's. And finally there is an additional noop command that does nothing, some of the flags and values remain the same during the noop because the components and controls aren't actually set up to deal with noop commands, but the noop was needed to stop the program from having an error every time it ran, because the 11 instructions didn't fit perfectly into 1000 ns.