The ALU control takes the 11 bit instruction opcode and the 2 bit aluOp flag from the control as inputs and outputs the 4 bit ALUcontrol that will be passed to the ALU to determine which operation it will perform.

```
34 - entity alu_control is
     Port ( aluOp : in STD LOGIC_VECTOR (1 downto 0);
              opCode : in STD LOGIC VECTOR (10 downto 0);
37
               aluControl : out STD LOGIC VECTOR (3 downto 0));
38 @ end alu control;
40 - architecture Behavioral of alu_control is
41
42 begin
43 - process(aluOP, opCode) is
44 begin
45 :
      -- LDUR or STUR
46 🖯
        if aluOP = "00" then
           aluControl <= "0010";
48 :
       --CBZ
      --CBZ
elsif aluOP = "01" then
49 i
50 :
          aluControl <= "0111";
51
      elsif aluOP = "10" then
52 !
           --ADD
54 🕁
           if opCode = "10001011000" then
55 :
               aluControl <= "0010";
56
           --SUB
          elsif opCode = "11001011000" then
               aluControl <= "0110";
           --AND
60
          elsif opCode = "10001010000" then
61 :
              aluControl <= "0000";
           --ORR
62
63
           elsif opCode = "10101010000" then
           aluControl <= "0001";
       end if;
65 🖒
      end if;
66 🗀
67 ← end process;
69 @ end Behavioral;
70
```

The main control unit takes an 11 bit opcode input from the instruction and will output 8 1 bit flags that will be used in the processor and a 2 bit aluOp flag that will be sent to the ALU. Certain instructions have shorter opcodes, and so only the relevant amount of bits for that opcode will be checked like in CBZ and B instructions. The R-Type instructions have some bits which are don't cares, but in VHDL the X format for a don't care didn't produce the correct result, so I compared each section without the don't cares, and ANDed them together.

```
34 \ominus entity main_control is
35 Port ( opCode : in STD LOGIC VECTOR (10 downto 0);
36
               reg2Loc : out STD_LOGIC;
37
               aluSrc : out STD LOGIC;
38
              memToReg : out STD LOGIC;
              regWrite : out STD LOGIC;
              memRead : out STD LOGIC;
40
41
              memWrite : out STD_LOGIC;
               branch : out STD LOGIC;
42
43
                uncondBranch : out STD LOGIC;
44
               aluOp : out STD_LOGIC_VECTOR (1 downto 0));
45 \bigcirc end main_control;
47 \begin{tabular}{l} \hline \end{tabular} architecture Behavioral of main_control is
48
49 begin
50
51 🕏 process(opCode) is
52 | begin
54 🖯
      if opCode (10 downto 10) = "1" AND opcode (7 downto 4) = "0101" AND opCode (2 downto 0) = "000" then
55
          reg2Loc <= '0';
56
57
            aluSrc <= '0';
            memToReg <= '0';
           regWrite <= '1';
58
           memRead <= '0';
59
60
          memWrite <= '0';
          branch <= '0';
61
          uncondBranch <= '0';
aluOP <= "10";
62
63
       --LDUR
64
       elsif opCode = "11111000010" then
65
         reg2Loc <= 'X';
66
           aluSrc <= '1';
          memToReg <= '1';
68
          regWrite <= '1';
69
           memRead <= '1';
70
71
          memWrite \-
branch <= '0';
uncondBranch <= '0';
aluOP <= "00";</pre>
            memWrite <= '0';
72
73
74
75
        --STUR
```

```
74
            aluOP <= "00";
 75
         --STUR
76
        elsif opCode = "11111000000" then
 77
             reg2Loc <= '1';
78 :
            aluSrc <= '1';
79
            memToReg <= 'X';</pre>
 80
            regWrite <= '0';
81 :
            memRead <= '0';
 82 :
            memWrite <= '1';
 83 ;
            branch <= '0';
84
            uncondBranch <= '0';
            aluOP <= "00";
 85 !
86
        --CBZ
        elsif opCode (10 downto 3) = "10110100" then
 87 :
            reg2Loc <= '1';
88 :
89
            aluSrc <= '0';
90 ;
            memToReg <= 'X';
91
            regWrite <= '0';
 92 !
            memRead <= '0';
93
            memWrite <= '0';
 94
            branch <= '1';
            uncondBranch <= '0';
 95
96
             aluOP <= "01";
97
         --B
98
        elsif opCode (10 downto 5) = "000101" then
99
            reg2Loc <= 'X';
100
            aluSrc <= 'X';
101
            memToReg <= 'X';</pre>
102
            regWrite <= '0';
103
            memRead <= '0';
104
            memWrite <= '0';
            branch <= '1';
105
            uncondBranch <= '1';
106 ;
107
             aluOP <= "XX";
108 🖨
        end if;
109 @ end process;
110 end Behavioral;
```