Austen Brooks ECGR 3183 Datapath Elements

Program Counter

The program counter is relatively simple and will simply output the passed input on the rising clock edge. This is done by calling a process based on when the clock input changes, and then seeing if the clock is currently a 1, if it is, pass the input.

Instruction Memory

The instruction memory contains the machine code of all our instructions, each instruction is broken into 4 chunks of 8 bits. Each byte is stored in a constant array that can hold 16 instructions. The input that is passed is converted into an integer that is used to grab the 4 bytes from the instruction memory array. It is assumed that the instructions start at address 0x000000000000000. The last 12 bytes are left all zeros, because there are only 13 instructions and I made the array hold 16 instructions just to have a nice number of bytes. The data is stored in big endian format, where the most significant bit is in the lowest memory locations.

```
34 - entity instruction_memory is
        Port (instrAddr: in STD LOGIC VECTOR (63 downto 0);
               instrData : out STD LOGIC VECTOR (31 downto 0));
37 @ end instruction memory;
38 :
39 - architecture Behavioral of instruction_memory is
41
        -- memory containing the instructions in binary, holds 64 bytes of data:
        type ROM is array (0 to 63) of std logic vector(7 downto 0);
42 :
43
        constant INSTR DATA : ROM := (
        "11111000", "01000000", "00000001", "01000010",
44
        "11111000", "01000000", "10000001", "01000011",
45
        "11001011", "00000010", "00000000", "01100100",
46
        "10001011", "00000010", "00000000", "01100101",
47
        "10110100", "00000000", "00000000", "01000001",
48
        "10110100", "00000000", "00000000", "01000000",
49
        "11111000", "01000000", "00000001", "01000010",
50
51
        "10101010", "00000011", "00000000", "01000110",
52
        "10001010", "00000011", "00000000", "01000111",
        "11111000", "00000000", "10000000", "11100100",
53
54
        "00010100", "00000000", "00000000", "00000010",
        "11111000", "01000000", "10000001", "01000011",
55
56
        "10001011", "00000001", "00000000", "00001000",
57
        58
59
        60
61
   begin
62
        instrData(31 downto 24) <= INSTR_DATA(to_integer(unsigned(instrAddr)));
63
        instrData(23 downto 16) <= INSTR_DATA(to_integer(unsigned(instrAddr) + 1));</pre>
64
        instrData(15 downto 8) <= INSTR_DATA(to_integer(unsigned(instrAddr) + 2));</pre>
65
        instrData(7 downto 0) <= INSTR DATA(to integer(unsigned(instrAddr) + 3));</pre>
66
67 end Behavioral;
```

Register File

The register file holds an array of 32 64 bit registers that can be written to and read from. The reads will always occur, but the writes will only occur when the regWrite bit is set to 1 from the control. Registers that would normally function differently like XZR or LR are not implemented, so they can be written to the same as any other register.

```
33
34 ⊡
    entity register file is
35
     Port ( regSelReadA : in STD LOGIC VECTOR (4 downto 0);
        regSelReadB : in STD LOGIC VECTOR (4 downto 0);
36
        regSelWrite : in STD LOGIC VECTOR (4 downto 0);
37
        writeData : in STD LOGIC VECTOR (63 downto 0);
38
39
        regWrite : in STD LOGIC;
        outA : out STD LOGIC VECTOR (63 downto 0);
40 :
41 :
        outB : out STD LOGIC VECTOR (63 downto 0));
    end register file;
42 🗀
43
44 🖯
    architecture Behavioral of register_file is
    type REG is array (0 to 31) of std logic vector(63 downto 0);
46
     signal registers : REG := (
     47
48 !
      49
50 !
     51
52
     53 :
      54
      55
     56
      57
```

```
66
    67
    68
    69
70
    71
    72
    73
    74
    75
76
    77
    78
    79 :
   begin
80 🖨
    process(regSelReadA, regSelReadB, regSelWrite, writeData, regWrite) is
81
82
83
     outA <= registers(to_integer(unsigned(regSelReadA)));
84
     outB <= registers(to_integer(unsigned(regSelReadB)));
8.5
86 🖯 🔘
     if regWrite = 'l' then
87
      registers(to integer(unsigned(regSelWrite))) <= writeData;
88 🖨
     end if;
89 🛆
    end process;
90 !
91 :
92 🖨
   end Behavioral;
```

ALU

The ALU is very straightforward, it takes 2 64 bit inputs, and will perform an instruction decided by the assigned 4 bit ALU control. It sets the output based on the operation and the inputs, and it will output a 1 on the zero flag if the operation results in a zero. Because the zero flag is put through an AND gate with a flag from the control, there is no risk in setting the zero flag for all operations, but you could just set it for the operation used for CBZ if you wanted. The zero flag is also reset to 0 at the beginning every time the ALU runs.

```
35 entity alu is

36 Port (inputA : in STD_LOGIC_VECTOR (63 downto 0);

37 inputB : in STD_LOGIC_VECTOR (63 downto 0);

38 control : in STD_LOGIC_VECTOR (3 downto 0);

39 output : out STD_LOGIC_VECTOR (63 downto 0);

40 zero : out STD_LOGIC);

41 end alu;

42 :
```

```
41 @ end alu;
43 architecture Behavioral of alu is
44
45 begin
46 🖨
    process(inputA, inputB, control) is
      begin
48
       zero <= '0';
       if control = "0000" then
49 🖯
       output <= inputA and inputB;
50
51 🖨
          if (inputA and inputB) =
    zero <= 'l';
end if;
elsif control = "0001" then
output <= inputA or input</pre>
52
53 🖨
54
55
         output <= inputA or inputB;
          56 🖯
57
             zero <= '1';
      zero <= 'l';
end if;
elsif control = "0010" then</pre>
58 🖨
59
60 '
          output <= inputA + inputB;
61 🖯
          zero <= '1';
end if;
elsif control = "0110" then
62
      control = "0110" then
output <= inputA - inputB;
if (inputA - inputB) - "
zero "</pre>
63 😑
64
66 🗦
          67
68 🚊
          end if;
      elsif control = "0111" then
69
70
         output <= inputB;
71 🖯
          73 \( \text{care} \) end if;
74 | elsif control = "1100" then outrot <- '-'
          output <= inputA nor inputB;
76 🖨
          77
           zero <= '1';
      end if;
78 🖨
79 🗀
80
81 🖨
     end process;
82
83 end Behavioral;
```

Data Memory

The data memory holds an array of 256 bytes that can be written to or read from, the reads and writes are controlled by the memWrite and memRead bits that will be set by the control. The data is stored in big endian format, where the most significant bit is in the lowest memory locations, same as the instruction memory.

```
34 - entity data_memory is
   Port ( addrIn : in STD LOGIC VECTOR (63 downto 0);
          writeData : in STD LOGIC VECTOR (63 downto 0);
37
          memWrite : in STD LOGIC;
38
          memRead : in STD LOGIC;
          readData : out STD LOGIC VECTOR (63 downto 0));
40 end data_memory;
42 🖯 architecture Behavioral of data_memory is
   type ROM is array (0 to 255) of std logic vector(7 downto 0);
     signal memData : ROM := (
      45
     46
      47
      48
      49
      73
      75
      76
77 begin
78
79 🖯
     process(addrIn, writeData, memWrite, memRead) is
80 1
       begin
       if memRead = '1' then
81 🖯
82
          readData(63 downto 56) <= memData(to_integer(unsigned(addrIn)));</pre>
83
           readData(55 downto 48) <= memData(to_integer(unsigned(addrIn) + 1));
84
          readData(47 downto 40) <= memData(to_integer(unsigned(addrIn) + 2));</pre>
85
           readData(39 downto 32) <= memData(to_integer(unsigned(addrIn) + 3));
86
           readData(31 downto 24) <= memData(to_integer(unsigned(addrIn) + 4));
87
          readData(23 downto 16) <= memData(to_integer(unsigned(addrIn) + 5));
88
          readData(15 downto 8) <= memData(to_integer(unsigned(addrIn) + 6));
89
           readData(7 downto 0) <= memData(to_integer(unsigned(addrIn) + 7));
      end if;
90 🗇
91
92 E
      if memWrite = '1' then
93
         memData(to_integer(unsigned(addrIn))) <= writeData(63 downto 56);</pre>
94
          memData(to integer(unsigned(addrIn) + 1)) <= writeData(55 downto 48);
95
          memData(to integer(unsigned(addrIn) + 2)) <= writeData(47 downto 40);
96
          memData(to_integer(unsigned(addrIn) + 3)) <= writeData(39 downto 32);</pre>
97
          memData(to_integer(unsigned(addrIn) + 4)) <= writeData(31 downto 24);</pre>
98
          memData(to_integer(unsigned(addrIn) + 5)) <= writeData(23 downto 16);</pre>
          memData(to_integer(unsigned(addrIn) + 6)) <= writeData(15 downto 8);</pre>
100
           memData(to_integer(unsigned(addrIn) + 7)) <= writeData(7 downto 0);</pre>
101 🖨
        end if:
102 🗀
        end process;
103 @ end Behavioral;
```

Sign Extend

The sign extend element works by reading the instruction given and finding the immediate value's location based on the opcode. With the location, it will look at the msb of the immediate and if it is a 0, fill the output with 0s, otherwise fill it with 1s. Then it will replace the end bits with whatever value was in the immediate section of the instruction.

```
34 🖨
      entity sign extend is
35
36
        Port (instruction: in STD LOGIC VECTOR (31 downto 0);
             output : out STD LOGIC VECTOR (63 downto 0));
37 🖨
      end sign_extend;
38 :
39 🖨
      architecture Behavioral of sign_extend is
40
41
      begin
42
43 🗇
       process(instruction) is
44
           begin
45 □ ○
          if instruction (31 downto 26) = "000101" then --if B
46 🖨 🔾
             if instruction (25 downto 25) = "0" then
   0
47
                48
             else
49
                50 🛆
             end if;
51 O
             output (25 downto 0) <= instruction (25 downto 0);
52
   0
53
          elsif instruction (31 downto 27) = "11111" then --if LDUR or STUR
54 🖯 🔾
             if instruction (20 downto 20) = "0" then
   0
55
                56
             else
57
                58 🖨
             end if;
59 : 0
             output (8 downto 0) <= instruction (20 downto 12);
60
   0
          elsif instruction (31 downto 25) = "1011010" then --if CBZ or CBNZ
61
62 🖯 🔘
             if instruction (23 downto 23) = "0" then
   0
63
                64
             else
65
   0
                66 🖯
             end if;
   0
67
             output (18 downto 0) <= instruction (23 downto 5);
68 ;
69 🖨
          end if;
70 :
71 🖨
        end process;
72
73
74 🖒
    end Behavioral:
```