```
module CLA(g0, p0, g1, p1, g2, p2, g3, p3, cin, C1, C2, C3, C4, G, P);
    input g0, p0, g1, p1, g2, p2, g3, p3; // Generate and propagate signals corresponding to each bit.
    input cin; // Carry-in input
    output C1, C2, C3, C4; // Carry bits computed by the CLA.
    output G, P; // Block generate and block propagate to be used by CLAs at a
                  // higher level.
/*assign C1 = g1 | (p0 & cin);
    assign C2 = g1 | (p1 & g0) | (p1 & p0 & cin);
   assign C3 = g2 | (p2 & g1) | (p2 & p1 & g0) | (p2 & p1 & p0 & cin);
  assign C4 = g3 | (p3 & g2) | (g3 & p2 & g1) | (p3 & p2 & p1 & g0) | (p3 & p2 & p1 & p0 & cin);*/
    assign C1 = g0 \mid (p0 \in cin);
    assign C2 = g1 \mid (p1 \in C1);
    assign C3 = g2 \mid (p2 \in C2);
    assign C4 = g3 \mid (p3 \in C3);
assign G = g3 | (g2 & p3) | (g1 & p3 & p2) | (g0 & p3 & p2 & p1);
    assign P = (p3 \epsilon p2 \epsilon p1 \epsilon p0);
```


## Test Bench

endmodule

```
module CLA_tb();
    reg g0, g1, g2, g3;
    reg p0, p1, p2, p3;
    reg cin;
    wire C1, C2, C3, C4, G, P;
    CLA cla (g0, p0, g1, p1, g2, p2, g3, p3, cin, C1, C2, C3, C4, G, P);
initial begin
    g0 <= 0; g1 <= 0; g2 <= 0; g3 <= 0; p0 <= 0; p1 <= 0; p2 <= 0; p3 <= 0; cin <= 0;
    #10 $display("C1 = %d, C2 = %d, C3 = %d, C4 = %d, G = %d, P = %d", C1, C2, C3, C4, G, P);


    g0 <= 1; g1 <= 0; g2 <= 0; g3 <= 0; p0 <= 1; p1 <= 1; p2 <= 1; p3 <= 1; cin <= 0;
    #10 $display("C1 = %d, C2 = %d, C3 = %d, C4 = %d, G = %d, P = %d", C1, C2, C3, C4, G, P);
end</pre>
```

Waveform




```
module fourtoOneMux(a, b, c, d, op, out);
     input [2:0] op;
     input a, b,c,d;
     output out;
     assign out = a \varepsilon \sim op[0] \varepsilon \sim op[1] \mid b \varepsilon \sim op[0] \varepsilon op[1] \mid c \varepsilon op[0] \varepsilon \sim op[1] \mid d \varepsilon op[0] \varepsilon op[1];
endmodule
module oneadder(a,b,c, cout, sum);
     input a,b,c;
     output cout, sum;
     assign sum = a ^ b ^ c;
     assign cout = (b \epsilon c) | (a \epsilon c) | (a \epsilon b);
endmodule
module twotoOneMux(a,b,s,out) ;
     input a, b,s;
     output out;
     assign out = (\sim s \& a) | (s \& b);
endmodule
module OneBitALU(a, b, cin, less, op, result, cout, g, p, set);
     input a, b, cin; // Inputs to the one-bit ALU, "cin" is the carry-in bit.
     input [2:0] op; // 3-bit operation code. op[2] is the "binv". op[0] is the
     // least significant bit.
     input less;
     // This input will be set as 0 for all ALUs but the one
     //corresponding to the most-significant bit.
     output result; // The result of the ALU (depends on the operation that is
     // chosen)
     output cout;
     // Carry out bit of the adder
     output g, p;
     // Generate and propagate signals that are to be used by the
```

```
output set;
     // This is the "sum" output of the full-adder.
     wire twoout;
     twotoOneMux twoOne (b, ~b,op[2],twoout);
     assign g = twoout & a;
     assign p = twoout | a;
     oneadder oneadd (a,twoout,cin,cout,sum);
     fourtoOneMux fourOne (g, p, sum, less, op ,result);
 endmodule
module OnebitALU_tb();
   reg a, b, cin, less;
   reg [2:0] op;
wire result, cout, g, p, set ;
   OneBitALU ov(a, b, cin, less, op, result, cout, g, p, set) ;
initial begin
   a <= 0; b <= 1; cin <= 0; less <= 1;
   op <= 3'b 000;
    #10 sdisplay("result = %d, cout = %d, g = %d, p = %d, set = %d ",result,cout,g,p,set);
    a <= 0; b <= 1; cin <= 0; less <= 1;
    op <= 3'b 001;
   \#10 \text{ } \text{$display("result = $d, cout = $d, g = $d, p = $d, set = $d ",result,cout,g,p,set) };
   a <= 0; b <= 1; cin <= 1; less <= 1;
   op <= 3'b 010;
        #10 $display("result = %d, cout = %d, g = %d, p = %d, set = %d ",result,cout,g,p,set);
   a <= 1; b <= 0; cin <= 0; less <= 1;
   op <= 3'b 000;
       #10 $display("result = %d, cout = %d, g = %d, p = %d, set = %d ",result,cout,g,p,set);
endmodule
```



```
module OverflowDetection(a, b, overflow);
        input a,b;
    output overflow;
        assign overflow = a ^ b ;
endmodule
module overflow_tb();
   reg cin, cout;
    wire overflow;
    OverflowDetection ov(cin,cout,overflow);
initial begin
    cin <= 1; cout <= 0;
    #10 $display("overflow = %d", overflow);
    cin <= 0; cout <= 1;
    #10 $display("overflow = %d", overflow);
    cin <= 0; cout <= 0;
    #10 $display("overflow = %d", overflow);
    cin <= 1; cout <= 1;
    #10 $display("overflow = %d", overflow);
```

end



```
module FourBitALU_tb();
   reg [3:0] a, b;
    reg [2:0] op;
   wire [3:0] result;
   wire cout, G, P, set, overflow;
   FourBitALU four (a,b,op,result,cout,G,P,set,overflow);
initial begin
    a <= 4'b 0001; b <= 4'b 0001; op <= 3'b 010;
   #10 $display("a = %d, b = %d, add result = %d, cout = %b, G = %b, P = %b, set = %b, overflow = %b",a,b,result,cout,G,P,set,overflow)
   a <= 4'b 0001; b <= 4'b 1000; op <= 3'b 010;
   #10 $display("a = %d, b = %d, add result = %d, cout = %b, G = %b, P = %b, set = %b, overflow = %b",a,b,result,cout,G,P,set,overflow)
   a <= 4'b 0010; b <= 4'b 0001; op <= 3'b 000;
   \#10 \text{ $display}("a = \$d, b = \$d, result = \$d, cout = \$b, G = \$b, P = \$b, set = \$b, overflow = \$b", a,b,result,cout,G,P,set,overflow);
   a <= 4'b 0010; b <= 4'b 1000; op <= 3'b 000;
   \#10 \% display("a = %d, b = %d, result = %d, cout = %b, G = %b, P = %b, set = %b, overflow = %b",a,b,result,cout,G,P,set,overflow);
    a <= 4'b 0001; b <= 4'b 0001; op <= 3'b 001;
    #10 $display("a = %d, b = %d, result = %d, cout = %b, G = %b, P = %b, set = %b, overflow = %b",a,b,result,cout,G,P,set,overflow);
   a <= 4'b 0001; b <= 4'b 0001; op <= 3'b 011;
   #10 $display("a = %d, b = %d, result = %d, cout = %b, G = %b, P = %b, set = %b, overflow = %b",a,b,result,cout,G,P,set,overflow);
end
```

Name	Value	0 ns .	20 ns	140 ns	160 ns	180 ns	   1100 mg
		ــــــــــــــــــــــــــــــــــــــ		40 ns	60 ns	80 ns	100 ns
<b>⊞</b> ■ a[3:0]	0001	0001	0010			0001	
⊞	0001	0001 / 1000	0001 ( 1000	<b>(</b>		0001	
	011	010	000	001		011	
· ■ result[3:0]	0000	XD X 0001 X 1	ф01 <b>X</b> 0000	<b>₩</b> 0010 X		0000	
¹∰ cout	0						
¼ G	0						
V <sub>el</sub> P	0						
₩ set	0						
<b>l</b> overflow	0						