

J7ES MCAL - SoC User Manual

Document Version: 21

Document Owner: Nikki Shah

TI Confidential - NDA Restrictions

Copyright ©2023 Texas Instruments Incorporated



- Introduction
- Purpose
- SoC Architecture
- MCAL Scope and HW Peripheral Details
- MCAL Integration Details
 - Dependency:
 - Hardware Dependency on J721E EVM
 - Compiler
 - PDK
- Running Examples:
 - CCS
 - Load Example Binaries
 - SBL
- MCAL Module User Guide Info:
 - ADC
 - DIO
 - WDG
 - SPI
 - CAN
 - GPT
 - PWM
 - PWM_GPT
 - PWM_EPWM
 - CDDIPC
 - FLS
 - ICU



- MCU
- Build Env:
- Steps to Build in Windows:
 - Step 1: Download the windows version of required tools
 - Step 2: Install tools and copy the components
 - Step 4 : Disable generation of cust SBL
 - Step 3 : Build
 - Examples NOT supported in windows build

Document Revision History

Revision	Date	Author	Description
0.1	₱ 07 Mar 2022	2 Nikki Shah	Initial Version
0.2	₱ 08 Sep 2022	2 Rohit Tiwari	Updated with PWM, MCU, ICU, CDDIpc, Fls
v.21	13 Feb 2023	Rohit Tiwari	Updated the log for CddIPC communication for linux as host



1 Introduction

SoC's such as J7ES (J721E) family of devices, integrates an MicroController Unit Subsystem (MCU SS) as an chip-in-chip. It operates using a separate voltage supply, clock sources and resets and includes the components needed for device management. This allows the MCUSS to function continuously regardless of the state of the rest of the device. MCU SS has one or more DUAL core Cortex R5F.



2 Purpose

This document is a supplement to the CSP provided with the MCAL product.

The purpose of this document is to highlight J721E SoC integration details, SoC specific differences and deviations from MCAL Architecture Document, Module User Guide, Design Documents, Test Strategy Document, etc.




3 SoC Architecture

Reference: J721E DRA829/TDA4VM Processors Silicon Revision 1.0 TRM, Revision: January 2021, J721E_DRA829_TDA4VM_SR1.1_NDA_TRM_vA.pdf

J7ES device integrates MicroControllerUnit (MCU) dedicated to provide isolated processing entity. This isolated processing entity could be employed to realize an ASIL system (upto ASIL D). The block diagrams of J7es is as shown below, the integrated MCU is referred as MCU SS. The AUTOSAR is expected to be hosted on MCU SS (or WAKEUP/MUC of J7ES) and other R5F in Main domain, in case of J7ES class of devices. The MCU SS will have dual core lock-step R5F processor. The MCAL drivers provided will use peripheral within the MCU SS and shared peripherals within the SoC.

J7es SoCs are expected to be used in various automotive ECUs (such as front-camera ADAS, SRV, Gate Way, Head-Unit, etc...). AUTOSAR is the industry standard software architecture that allows OEM's software applications to scale to different vehicles, different SoCs, while maintaining safety and functional requirements. TDA4x SoC dedicates MCU SS to host AUTOSAR stack and provide a isolated processing entity.





Note: Diagram reflects functional intent only, exact topology is up to design implementation (e.g. CBA connected IP versus direct NAVSS, etc)
*exact instance count / dimensioning, sub-partitioning/organization and placement in topology to be determined by microarchitecture implementation



Note: MCAL scope is limited to only the blue highlighted section on the right on above diagram.



4 MCAL Scope and HW Peripheral Details

	MCAL Driver	HW Peripheral Details	Device Specific Recommendations		
1	ADC	2x ADC Instances	NA		
2	DIO	11x GPIO Instances	NA		
3	GPT	16x DM Timers	NA		
4	WDG	12x RTI Instances	NA		
5	SPI	11 McSPI Devices	 Below SPI instances for TDA4x have limitations: MCSPI7 from the main domain does not support master mode. MCSPI17 from the main domain and MCU_MCSPI2 from MCU domain. Below SPI instances of device variants TDA4x does not support master mode and are not pinned out externally. 		

TI Confidential - NDA Restrictions Revision: 21

Page 9 of 96



	MCAL Driver	HW Peripheral Details	Device Specific Recommendations
6	ICU	3x ECAP Instances	NA
7	FLS	OSPI External Flash Device: M35XU512	NA
8	PWM (Timer)	16x DM Timers	NA
9	EPWM	6x EPWM Instances	NA
10	CDD IPC		
11	ЕТН	TBD	
12	MCU	TBD	NA

Below table outlines specific HW IP usage per module:

TI Confidential - NDA Restrictions Revision: 21

Page 10 of 96



	SW Modules	HW IP
1	ADC	adc12_16ffc_10_rel.1.0.x
2	DIO	gpio_144_10_rel.1.5.x
3	WDG	rti_10_rel.0.0.x
4	CAN	mcanss_10_rel.1.1.x
5	SPI	spi_10_rel.2.11.x
6	GPT	dmtimer_dmc1ms_10_rel.1.0.x
7	PWM	dmtimer_dmc1ms_10_rel.1.0.x
8	EPWM	ehrpwm_10_rel.1.3.x
9	ICU	ecap_10_rel.1.0.x

TI Confidential - NDA Restrictions Revision: 21

Page 11 of 96



	SW Modules	HW IP
10	FLS	ospi_10_rel.1.0.x
11	CDD IPC	ksipc_mailbox_rel.1.0.x

TI Confidential - NDA Restrictions

Revision: 21
Page 12 of 96



5 MCAL Integration Details

J7ES MCAL is delivered as a component within Processor SDK and part of MCUSW.

J7ES MCAL examples are dependent on an SDK and will require that proper dependencies are met.

5.1 Dependency:

5.1.1 Hardware Dependency on J721E EVM

EVM:

Contact your FAE for documents describing the EVM



TI Confidential - NDA Restrictions	
I I CONTIDENTIAL - NDA RESTRICTIONS	

Revision: 21

Page 14 of 96



J721E/J7200 EVM NO Boot Mode / CCS:

TI Confidential - NDA Restrictions Revision: 21

Page 15 of 96



Propositional AND A Proposition	
TI Confidential - NDA Restrictions	

Revision: 21

Page 16 of 96



J721E/J7200 EVM MMC/SD Boot Mode:

TI Confidential - NDA Restrictions Revision: 21

Page 17 of 96



'I Confidential - NDA Restrictions	

Revision: 21

Page 18 of 96



J721E/J7200 EVM OSPI Boot Mode:

TI Confidential - NDA Restrictions Revision: 21

Page 19 of 96



Propositional AND A Proposition	
TI Confidential - NDA Restrictions	

Revision: 21

Page 20 of 96



Emulator:

J721E EVM includes an on-board XDS110 USB emulator, which could be used with CCS. Please contact your FAE for documents describing the EVM.

An external emulator such as Spectrum Digital XDS560V2 could be used. While creating the target, please select the emulator that is being used. Refer to MCUSW User Guide for details.

5.1.2 Compiler

The SDK with which MCUSW is expected to be used, packages all required compiler and code generation tools required by MCUSW. The Configurator would be an exception, please refer to MCUSW User Guide for details.

MCUSW has now migrated to the TI Arm Clang compiler. Some benefits of this migration include:

- Excellent C/C++ standards support
- Improved code size over.
- Ease of use with fast compiles and expressive diagnostic messages.

5.1.3 **PDK**

"PDK" is a component within Processor SDK. Following section list the sub-components of PDK that are used / required by MCAL modules.

Please check release note that came with this release for the compatible version of PDK/SDK.

UDMA:

UDMA is used to move data between peripherals and memory.

• The Eth MCAL module relies on UDMA driver.



• SPI Driver relied on UDMA driver for DMA mode.

MCAL Example Application

- Applications rely on SCI Client to request interrupt number as resource.
- Applications rely on OSAL to register MCAL modules interrupts.
- Applications rely on UART driver to print on console.
- For MCU21 applications, please note that sciserver_testapp needs to be run on mcu1_0 core.



6 Running Examples:

6.1 CCS

IDE (CCS)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio.

- CCS Link
- Download

J721E/J7200

- 1. Supported CCS version is detailed in SDK Release Notes
- 2. Installation and configuration of GEL files is detailed in SDK How To

6.1.1 Load Example Binaries

- 1. Ensure boot mode of the EVM is configured as described in No Boot mode.
- 2. UART / Console for demo application logs / messages
 - J721E EVM had 2 UART ports
 - UART port named MCU UART would be used when demo applications are hosted on MCU R5F (mcu 1 0)
 - UART port named ${\bf Main\ UART\ }$ would be used when demo applications are hosted on MAIN R5F (mcu 2 1)
- 3. CCS Setup & Steps to run from CCS Refer the SDK Release Notes user guide for generic test setup details and steps to run the examples/demos using CCS/SBL.
- 4. Reset MCU_Cortex_R5_0_0 core
- 5. In core MCU_Cortex_R5_0_0, load binary (driver name)_app_mcu1_0_(release or debug).xer5f



- J721E MCAL Binaries is available at (\$PSDKRA_INSTALL_PATH)/mcusw/binary/(driver name)_app/bin/j721e_evm/
- Some of the example applications (ipc) would have more than 1 binaries. The name of the binaries specify the core that it's intended to hosted on
- 6. Run example
 - Expect to see prints on CCS console or UART console. See "Setup Build Environment" in MCUSW User Guide.
- 7. On Core MCU 2 1
 - UART port on which prints are displayed is different, ensure to connect UART port named **UART** on the EVM
 - J721E MCAL Binaries is available at (\$PSDKRA_INSTALL_PATH)/mcusw/binary/(driver name)_app/bin/j721e_evm/(driver name)_app_mcu2_1_(release or debug).xer5f
 - Connect to MAIN_Cortex_R5_0_1
 - Load binaries and run

6.2 SBL

SD/MMC

To build the SBL binary for SD/MMC, please use the following command:

\$cd (\$PSDKRA_INSTALL_PATH)/pdk_jacinto_07_xx_xx/packages/ti/build \$make sbl_mmcsd_img

 $Post\ compilation\ of\ SBL,\ the\ SBL\ binary\ can\ be\ found\ at\ (\$PSDKRA_INSTALL_PATH)/(pdk-install-folder)/packages/ti/boot/sbl/binary/j721e_evm/(boot-media)/bin/*.tiimage$

To bo able to boot from SD card copy the following to the SD card boot partition (FAT32)

- Copy SBL binary sbl_mmcsd_img_mcu1_0_release.tiimage as tiboot3.bin
- Copy the tifs.bin form (\$PSDKRA_INSTALL_PATH)/(pdk-install-folder)/packages/ti/drv/sciclient/soc/V1/tifs.bin as tifs.bin in case of J721E
- Copy the tifs.bin form (\$PSDKRA_INSTALL_PATH)/(pdk-install-folder)/packages/ti/drv/sciclient/soc/V2/tifs.bin as tifs.bin in case of J7200
- Copy the application from (\$PSDKRA_INSTALL_PATH)/mcusw/binary/(driver name)_app/bin/j721e_evm)/.*appimage to the SD card boot partition as **app**
- $\bullet \ \ \mathsf{MMC} \ \mathsf{SD} \\ \mathsf{:Ensure} \ \mathsf{The} \ \mathsf{bootmode} \ \mathsf{switches} \ \mathsf{are} \ \mathsf{configured} \ \mathsf{as} \ \mathsf{described} \ \mathsf{in} \ \mathsf{MMC/SD} \ \mathsf{Boot} \ \mathsf{Mode}.$



OSPI

Steps below highlight the steps required to program OSPI with binary image

Software Prerequisites

• Download and install the latest Uniflash version 6.1 from https://www.ti.com/tool/UNIFLASH

Board Setup for Flashing OSPI

- Configure SW3 on CP board for below values
 1-OFF, 2-ON, 3-ON, 4-ON, 5-OFF, 6-OFF, 7-ON, 8-OFF, 9-ON, 10-OFF
- Configure Boot switches to 'UART' mode SW8: 1-OFF, 2-OFF, 3-OFF, 4-OFF, 5-OFF, 6-OFF, 7-OFF, 8-OFF SW9: 1-OFF, 2-ON, 3-ON, 4-ON, 5-OFF, 6-OFF, 7-OFF, 8-OFF
- Connect micro USB cable to MCU UART port (J43) and host PC Configure serial console application on host PC to use MCU UART port with '115200 8N1' configuration

Procedure for Flashing OSPI

- 1. Load the uart flash writer binary uart_j721e_evm_flash_programmer_release.tiimage @ 0th location.
 - Flash programmer is available as part of Uniflash at (Path to Uniflash Install Directory)/processors/FlashWriter/j721e_evm
 - Goto Uniflash Install Directory and run the following commands from that path.

 Eg: dslite.bat --mode processors -c COM55 -f C:\ti\uniflash_6.1.0\processors\FlashWriter\j721e_evm\uart_j721e_evm_flash_programmer_release.tiimage -i 0
- 2. Make sure the character 'C' is getting displayed on the serial console. Make a note of the COM port number.
- 3. Close all the serial console applications on host PC, disconnect and reconnect micro USB cable connected to MCU UART port (J43)
- 4. Run the below command to flash the SBL to OSPI flash dslite.bat –mode processors -c (COM Port#) -f (Boot Image) -d 3 -o 0
 - COM port#: COM port number on which J7 MCU UART serial port is connected
 - Boot Image: SBL image (sbl_ospi_img_mcu1_0_release.tiimage) with full path.



Eg: dslite.bat --mode processors -c COM55 -f C:\ti\j7_evm_repo\pdk\packages\ti\boot\sbl\binary\j721e_evm\ospi\bin\sbl_ospi_img_mcu1_0_release.tiimage -d 3 -o 0

- 5. Run the below command to flash the system firmware to OSPI flash dslite.bat –mode processors -c (COM Port#) -f (SYSFW Image) -d 3 -o 80000
 - COM port#: COM port number on which J7 MCU UART serial port is connected
 - SYSFW Image: System firmware image with full path.

 Eg: dslite.bat --mode processors -c COM55 -f C:\ti\j7_evm_repo\pdk\packages\ti\drv\sciclient\soc\V1\tifs.bin -d 3 -o 80000
- 6. Run the below command to flash the app image to OSPI flash dslite.bat -mode processors -c (COM Port#) -f (App Image) -d 3 -o 100000
 - COM port#: COM port number on which J7 MCU UART serial port is connected
 - App Image: Application image with full path name.
 Eg: dslite.bat --mode processors -c COM55 -f C:
 - \ti\j7_evm_repo\pdk\packages\ti\binary\udma_memcpy_testapp\bin\j721e_evm\udma_memcpy_testapp_mcu1_0_release.appimage -d 3 -o 100000
- 7. Run the below command to flash OSPI PHY tuning binary. In case of J7200 flash at location 3FC0000 and for J721E at 3FE0000 dslite.bat –mode processors -c (COM Port#) -f (nor_spi_patterns.bin) -d 3 -o 3FE0000
 - COM port#: COM port number on which J7 MCU UART serial port is connected
 - OSPI Phy Bin: nor_spi_patterns.bin. Eg: dslite.bat--mode processors -c COM55 -f C:\ti\j7_evm_repo\pdk\packages\ti\board\src\flash\nor\ospi\nor_spi_patterns.bin -d 3 -o 3FE0000

Note: In Windows, during flashing if you get any error "Unknown response from the target", please disconnect and reconnect micro USB cable and then try to flash again. **Note**: For J7200 platform, during flashing please select from uniflash_6.1.0/processors/FlashWriter/j7200_evm/uart_j7200_evm_flash_programmer_release.tiimage.

Procedure for Verifying OSPI Boot

- After successful flashing, power OFF the board and configure it for OSPI boot.
- Connect micro USB cable to MCU UART port (J43) and host PC Configure serial console application on host PC to use MCU UART port with '115200 8N1' configuration
- Power ON the board and confirm the boot logs on serial console



Mode	Switch Settings
UART	SW8: 0000_0000, SW9: 0111_0000
OSPI (J721E)	SW8: 0000_0000, SW9: 0100_0000
OSPI (J7200)	SW8: 1000_0010, SW9: 0011_0000

TI Confidential - NDA Restrictions Revision: 21

Page 27 of 96



7 MCAL Module User Guide Info:

7.1 **ADC**

Sample Log

J721E

TI Confidential - NDA Restrictions

Revision: 21

Page 28 of 96



Channel	Stream	HW_CH	ADC Value	Volt
0 ADC Group		ADC_IN0	0x00000da7	1536 mV
Channel	Stream	HW_CH	ADC Value	Volt
0	0	ADC_IN0	0x00000f20	1701 mV
Read Buffe	er Content			
ADC Group	0 Log:			
Channel	Set Idx	HW_CH	ADC Value	Volt
•	0	ADC_IN0	0x00000d99	1530 mV
0	•			
0	1	ADC_IN0	0x00000dae	1539 mV
	1 2	ADC_IN0 ADC_IN0	0x00000dae 0x00000db0	
0	1		0x00000db0	1540 mV
Θ Θ	1 2	ADC_IN0	0x00000db0	1540 mV 1536 mV
0 0 0	1 2 3 4	ADC_IN0 ADC_IN0	0x00000db0 0x00000da8	1540 mV 1536 mV
0 0 0 0 ADC Group	1 2 3 4 1 Log:	ADC_IN0 ADC_IN0 ADC_IN0	0x00000db0 0x00000da8	1540 mV 1536 mV 1536 mV

TI Confidential - NDA Restrictions

Revision: 21
Page 29 of 96



```
0 1 ADC_IN0 0x00000f1a 1699 mV
0 2 ADC_IN0 0x00000f20 1701 mV
0 3 ADC_IN0 0x00000f20 1701 mV
0 4 ADC_IN0 0x00000f20 1701 mV
```

Warning: ADC Group 1 values are out of range!!

ADC_APP: ADC Stack Usage: 816 bytes

ADC_APP: ADC Test Passed!!!

ADC_APP: Sample Application - DONE !!!

7.2 **DIO**

Pin Mapping J721E and J7200

In case of J721E/J7200, each Dio instance supports 9 banks of 16 DIO signals/pins or channels (2 in WKUP and 7 in Main domain). Please note in each instance there are some pins that are not pinned out and are reserved.

The mapping of pins in the different instances is shown in the following table. For this implementation the absolute numbering of channel ids starts from the Dio instance in the wakeup domain. Please refer TRM for more details.

Instance	Pin Number	Channelld	Port ID	Available/Not Available
WKUP_GPIO 0	0	0	0	Available



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
WKUP_GPIO 0	31	31	0	Available
WKUP_GPIO 0	32	32	1	Available
:	:	:	:	Available
WKUP_GPIO 0	63	63	1	Available
WKUP_GPIO 0	64	64	2	Available
:	:	:	:	Available
WKUP_GPIO 0	83	83	2	Available
WKUP_GPIO 0	84	х	X	Not Available

TI Confidential - NDA Restrictions

Revision: 21
Page 31 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Not Available
WKUP_GPIO 0	143	х	Х	Not Available
WKUP_GPIO 1	0	144	3	Available
:	:	:	:	Available
WKUP_GPIO 1	31	175	3	Available
WKUP_GPIO 1	32	176	4	Available
:	:	:	:	Available
WKUP_GPIO 1	63	207	4	Available
WKUP_GPIO 1	64	208	5	Available

TI Confidential - NDA Restrictions

Revision: 21

Page 32 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	·	:	Available
WKUP_GPIO 1	83	227	5	Available
WKUP_GPIO 1	84	х	X	Not Available
:	:	:	:	Not Available
WKUP_GPIO 1	143	х	X	Not Available
GPIO 0	0	288	6	Available
:	:	:	:	Available
GPIO 0	31	319	6	Available
GPIO 0	32	320	7	Available

TI Confidential - NDA Restrictions

Revision: 21

Page 33 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
GPIO 0	63	351	7	Available
GPIO 0	64	352	8	Available
:	:	:	:	Available
GPIO 0	95	383	8	Available
GPIO 0	96	384	9	Available
:	:	:	:	Available
GPIO 0	127	415	9	Available
GPIO 0	128	х	Х	Not Available

TI Confidential - NDA Restrictions

Revision: 21

Page 34 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Not Available
GPIO 0	143	х	X	Not Available
GPIO 1	0	432	10	Available
:	:	:	:	Available
GPIO 1	31	463	10	Available
GPIO 1	32	464	11	Available
:	:	:	:	Available
GPIO 1	35	467	11	Available
GPIO 1	36	х	Х	Not Available

TI Confidential - NDA Restrictions

Revision: 21

Page 35 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Not Available
GPIO 1	143	х	X	Not Available
GPIO 2	0	576	12	Available
:	:	:	:	Available
GPIO 2	31	607	12	Available
GPIO 2	32	608	13	Available
:	:	:	:	Available
GPIO 2	63	639	13	Available
GPIO 2	64	640	14	Available

TI Confidential - NDA Restrictions

Revision: 21

Page 36 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
GPIO 2	95	671	14	Available
GPIO 2	96	672	15	Available
:	:	:	:	Available
GPIO 2	127	703	15	Available
GPIO 2	128	х	X	Not Available
:	:	:	:	Not Available
GPIO 2	143	х	X	Not Available
GPIO 3	0	720	16	Available

TI Confidential - NDA Restrictions Revision: 21

Page 37 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
GPIO 3	31	751	16	Available
GPIO 3	32	752	17	Available
:	·	:	:	Available
GPIO 3	35	755	17	Available
GPIO 3	36	х	X	Not Available
:	·	:	:	Not Available
GPIO 3	143	х	X	Not Available
GPIO 4	0	864	18	Available

TI Confidential - NDA Restrictions

Revision: 21

Page 38 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
GPIO 4	31	895	18	Available
GPIO 4	32	896	19	Available
:	:	:	:	Available
GPIO 4	63	927	19	Available
GPIO 4	64	928	20	Available
:	:	:	:	Available
GPIO 4	95	959	20	Available
GPIO 4	96	960	21	Available

TI Confidential - NDA Restrictions

Revision: 21

Page 39 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
GPIO 4	127	991	21	Available
GPIO 4	128	х	X	Not Available
:	:	:	·	Not Available
GPIO 4	143	х	X	Not Available
GPIO 5	0	1008	22	Available
:	:	:	:	Available
GPIO 5	31	1039	22	Available
GPIO 5	32	1040	23	Available

TI Confidential - NDA Restrictions

Revision: 21
Page 40 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Available
GPIO 5	35	1043	23	Available
GPIO 5	36	х	X	Not Available
:	:	:	·	Not Available
GPIO 5	143	х	X	Not Available
GPIO 6	0	1152	25	Available
:	:	:	·	Available
GPIO 6	31	1183	25	Available
GPIO 6	32	1184	26	Available

TI Confidential - NDA Restrictions Revision: 21

Page 41 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	·	:	Available
GPIO 6	63	1215	26	Available
GPIO 6	64	1216	27	Available
:	·	:	·	Available
GPIO 6	95	1247	27	Available
GPIO 6	96	1248	28	Available
:	·	:	·	Available
GPIO 6	127	1279	28	Available
GPIO 6	128	Х	X	Not Available



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Not Available
GPIO 6	143	х	Х	Not Available
GPIO 7	0	1296	29	Available
:	:	:	·	Available
GPIO 7	31	1327	29	Available
GPIO 7	32	1328	30	Available
:	:	:	·	Available
GPIO 7	35	1331	30	Available
GPIO 7	36	Х	X	Not Available

TI Confidential - NDA Restrictions

Revision: 21
Page 43 of 96



Instance	Pin Number	Channelld	Port ID	Available/Not Available
:	:	:	:	Not Available
GPIO 7	143	х	X	Not Available

Sample Log

J721E

Sample Application - STARTS !!!

DIO MCAL Version Info

Vendor ID : 44
Module ID : 120
SW Major Version : 0

SW Major Version : 0
SW Minor Version : 1
SW Patch Version : 0

Test A. Write and Read Channel

Channels written

Channel read DIO_PinLevel[0] = 0



```
Channel read DIO_PinLevel[1] = 1
Channel read DIO_PinLevel[2] = 0
DIO Service API Read-back Channel Succeeds !!!
Main Domain Channels written
Channel read DIO_PinLevel[0] = 0
Channel read DIO_PinLevel[1] = 1
Channel read DIO_PinLevel[2] = 0
DIO Service API Read-back Channel Main Domain Succeeds !!!
DIO Test A :Service API: Write/Read Channel completed
Test B. Write and Read Channel Group
DIO Service Read/Write Channel Group Read-back Succeeds !!!
DIO Test B : Service API : Write/Read Channel Group completed
Test C. Write and Read Port
DIO Service API Read-Back Port succeeds !!!
DIO Service API Read-Back Port Main Domain succeeds !!!
DIO Test C : Service API: Write/Read Port completed
Test D. Flip Channel
```

TI Confidential - NDA Restrictions

Revision: 21

Page 45 of 96



TI Confidential - NDA Restrictions

Revision: 21

Page 46 of 96



7.3 **WDG**

Sample Log

J721E

User Input: To generate an interrupt (via ESM)



```
Starting WDG test !!!
   WDG MCAL Version Info
   Vendor ID
              : 44
              : 102
   Module ID
   SW Major Version : 0
   SW Minor Version : 1
   SW Patch Version
                     : 0
   On Expiry of WDG timeout Please enter:
   0 To generate an interrupt (via ESM)
   1 To drive MCU_SAFETY_ERROR Pin low (via ESM)
   Variant - Pre Compile being used !!!
   WDG timeout is configured for 2000 millisecs
   Number of times WDG will be serviced: 5
   WDG ESM Interrupt will be generated after 2000 * 5 i.e 10000 millisecs
   WDG Elapsed and generated an event to ESM
   ESM has generated an Interrupt
   WDG App Completed as expected!!!
   Please refer user guide on usage details
   WDG Stack Usage: 776 bytes
   WDG Test Passed!!!
```

TI Confidential - NDA Restrictions

Revision: 21

Page 48 of 96



7.4 **SPI**

Spi Instance ID mapping and ISR mapping

11 spi instances are supported by this driver implementation (8 instances in Main Domain & 3 in MCU Domain in case of J721E/J7200). The following table lists the mapping between instance of MCSPI and SpiChannelld of the configurator

Spi HwUnit Id	Spi Instance	Associated ISR
0	MCU SPI 0	Spi_IrqUnitMcuMcspi0TxRx
1	MCU SPI 1	Spi_IrqUnitMcuMcspi1TxRx
2	MCU SPI 2	Spi_IrqUnitMcuMcspi2TxRx
3	SPI 0	Spi_IrqUnitMcspi0TxRx
4	SPI 1	Spi_IrqUnitMcspi1TxRx
5	SPI 2	Spi_IrqUnitMcspi2TxRx



Spi HwUnit Id	Spi Instance	Associated ISR
6	SPI 3	Spi_IrqUnitMcspi3TxRx
7	SPI 4	Spi_IrqUnitMcspi4TxRx
8	SPI 5	Spi_IrqUnitMcspi5TxRx
9	SPI 6	Spi_IrqUnitMcspi6TxRx
10	SPI 7	Spi_IrqUnitMcspi7TxRx

Sample Log

J721E

TI Confidential - NDA Restrictions Revision: 21

Page 50 of 96



```
SPI_APP: Sample Application - STARTS !!!
SPI MCAL Version Info
Vendor ID
                  : 44
Module ID
            : 83
SW Major Version : 0
SW Minor Version
                  : 1
SW Patch Version
                  : 0
SPI_APP: CH 1: JOBS 1: SEQ 1: HWUNIT 1: NUM OF WORDS 10000:!!!
SPI_APP: Variant - Post Build being used !!!
SPI_APP: SPI Async transmit in progress!!
SPI_APP: SPI Stack Usage: 792 bytes
SPI_APP: SPI Loopback Test Passed!!!
```

7.5 **CAN**

Sample Log

J721E

TI Confidential - NDA Restrictions Revision: 21

Page 51 of 96



```
CAN_APP: Sample Application - STARTS !!!
CAN_APP: Variant - Pre Compile being used !!!
CAN_APP: Successfully Enabled CAN Transceiver Main Domain Inst 4,9,11!!!
CAN_APP: Successfully Enabled CAN Transceiver MCU MCANO!!!
CAN_APP: Successfully Enabled CAN Transceiver MCU MCANI!!!
CAN_APP: Message Id Received a0 Message Length is 64
CAN_APP: Can Controller Instance MCAN 0 Internal LoopBack Mode Test Passed
CAN_APP: Message Id Received 800000b0 Message Length is 64
CAN_APP: Can Controller Instance MCAN 1 Internal LoopBack Mode Test Passed
CAN_APP: Message Id Received c0 Message Length is 64
CAN_APP: Can Controller Instance MCAN 2 Internal LoopBack Mode Test Passed
CAN_APP: Can Controller Instance MCAN 2 Internal LoopBack Mode Test Passed
CAN_APP: Can Controller Instance MCAN 2 Internal LoopBack Mode Test Passed
CAN_APP: CAN Test Passed!!!
```

7.6 **GPT**

Sample Log

J721E

```
GPT_APP: Sample Application - STARTS !!!
GPT_APP: Variant - Post Build being used !!!
```

TI Confidential - NDA Restrictions Revision: 21

Page 52 of 96



```
GPT_APP GPT MCAL Version Info
GPT_APP-----
GPT_APP Vendor ID
                           : 44
GPT_APP Module ID
                         : 100
GPT_APP SW Major Version : 0
GPT_APP SW Minor Version : 1
GPT_APP SW Patch Version
                           : 0
GPT_APP: GPT is operating in GPT_MODE_NORMAL mode
GPT_APP: Running GPT Test for channel 11
GPT_APP: Enabled notification for channel [11]
GPT_APP: Channel [11] is in GPT_INITIALIZED state
GPT_APP: Started Timer Channel [11]
GPT_APP: Channel [11] is in GPT_RUNNING state
GPT_APP: Elapsed Time Value = a1df1
GPT_APP: Wait for notification(approx. 6 seconds)
GPT_APP: Channel [11] is in GPT_RUNNING state
GPT_APP: Channel [11] isGPT_APP: GPT Notification received for channel 11 !!!
  received for channel
GPT_APP: Disable channel notification for this channel
GPT_APP: Channel [11] is in GPT_EXPIRED state
GPT_APP: Stopped for channel 11
```

TI Confidential - NDA Restrictions

Revision: 21

Page 53 of 96



```
GPT_APP: Channel [11] is in GPT_EXPIRED state
GPT_APP: Enable wakeup for this channel
GPT_APP: Started timer channel [11]
GPT_APP: check if this channel is wakeup source for any wakeup event
GPT_APP: GPT is operating in GPT_MODE_SLEEP mode
GPT_APP: GPT is operating in GPT_MODE_SLEE EcuM: Wakeup event received for wakeupSource =0 !!!
Prce =0GPT_APP: Woken up for channel [11]
GPT_APP: Stop timer
GPT_APP: GPT example passed for channel =11 !!!
GPT_APP: Running GPT Test for channel 6
GPT_APP: Enabled notification for channel [6]
GPT_APP: Channel [6] is in GPT_INITIALIZED state
GPT_APP: Started Timer Channel [6]
GPT_APP: Channel [6] is in GPT_RUNNING state
GPT_APP: Elapsed Time Value = 9ff64
GPT_APP: Wait for notification(approx. 6 seconds)
GPT_APP: Channel [6] is in GPT_RUNNING state
GPTGPT_APP: GPT Notification received for channel 6 !!!
_APP: GPT Notification received for channel
GPT_APP: Disable channel notification for this channel
GPT_APP: Wait till timer overflows, no notification should be received
GPT_APP: Time Elapsed Value = 0x1af064
GPT_APP: Time Remaining Value = 0x8d10e36
```

TI Confidential - NDA Restrictions

Revision: 21

Page 54 of 96



```
GPT_APP: Waiting for timer to overflow
GPT_APP: Overflow happened no notification received
GPT_APP: Stopped for channel 6
GPT_APP: Channel [6] is in GPT_STOPPED state
GPT_APP: Enable wakeup for this channel
GPT_APP: Started timer channel [6]
GPT_APP: check if this channel is wakeup source for any wakeup event
GPT_APP: GPT is operating in GPT_MODE_SLEEP mode
GPT_APP: GPT is operating in GPT_MODE_SLEE EcuM : Wakeup event received for wakeupSource =0 !!!
Prce =0GPT_APP: Woken up for channel [6]
GPT_APP: Stop timer
GPT_APP: GPT example passed for channel =6 !!!
GPT_APP: Running GPT Test for channel 9
GPT_APP: Enabled notification for channel [9]
GPT_APP: Channel [9] is in GPT_INITIALIZED state
GPT_APP: Started Timer Channel [9]
GPT_APP: Channel [9] is in GPT_RUNNING state
GPT_APP: Elapsed Time Value = 9ff55
GPT_APP: Wait for notification(approx. 6 seconds)
GPT_APP: Channel [9] is in GPT_RUNNING state
```

TI Confidential - NDA Restrictions

Revision: 21

Page 55 of 96



```
GPTGPT_APP: GPT Notification received for channel 9 !!!
APP: GPT Notification received for channel
GPT_APP: Disable channel notification for this channel
GPT_APP: Wait till timer overflows, no notification should be received
GPT_APP: Time Elapsed Value = 0x1aefda
GPT_APP: Time Remaining Value = 0x8d10ef6
GPT_APP: Waiting for timer to overflow
GPT_APP: Overflow happened no notification received
GPT_APP: Stopped for channel 9
GPT_APP: Channel [9] is in GPT_STOPPED state
GPT_APP: Enable wakeup for this channel
GPT_APP: Started timer channel [9]
GPT_APP: check if this channel is wakeup source for any wakeup event
GPT_APP: GPT is operating in GPT_MODE_SLEEP mode
GPT_APP: GPT is operating in GPT_MODE_SLEE EcuM: Wakeup event received for wakeupSource =0 !!!
Prce =0GPT_APP: Woken up for channel [9]
GPT_APP: Stop timer
GPT_APP: GPT example passed for channel =9 !!!
GPT_APP: Running GPT Test for channel 15
GPT_APP: Enabled notification for channel [15]
GPT_APP: Channel [15] is in GPT_INITIALIZED state
GPT_APP: Started Timer Channel [15]
```

TI Confidential - NDA Restrictions

Revision: 21

Page 56 of 96



```
GPT_APP: Channel [15] is in GPT_RUNNING state
GPT_APP: Elapsed Time Value = a3b9d
GPT_APP: Wait for notification(approx. 6 seconds)
GPT_APP: Channel [15] is in GPT_RUNNING state
GPT_APP: Channel [15] iGPT_APP: GPT Notification received for channel 15 !!!
sn received for channel
GPT_APP: Disable channel notification for this channel
GPT_APP: Wait till timer overflows, no notification should be received
GPT_APP: Time Elapsed Value = 0x18d20c
GPT_APP: Time Remaining Value = 0x8d32cdc
GPT_APP: Waiting for timer to overflow
GPT_APP: Overflow happened no notification received
GPT_APP: Stopped for channel 15
GPT_APP: Channel [15] is in GPT_STOPPED state
GPT_APP: Enable wakeup for this channel
GPT_APP: Started timer channel [15]
GPT_APP: check if this channel is wakeup source for any wakeup event
GPT_APP: GPT is operating in GPT_MODE_SLEEP mode
GPT_APP: GPT is operating in GPT_MODE_SLE EcuM : Wakeup event received for wakeupSource =0 !!!
Eurce =0GPT_APP: Woken up for channel [15]
```

TI Confidential - NDA Restrictions

Revision: 21

Page 57 of 96



```
GPT_APP: Stop timer
GPT_APP: GPT example passed for channel =15 !!!
_____
GPT_APP: Running GPT Test for channel 29
GPT_APP: Enabled notification for channel [29]
GPT_APP: Channel [29] is in GPT_INITIALIZED state
GPT_APP: Started Timer Channel [29]
GPT_APP: Channel [29] is in GPT_RUNNING state
GPT_APP: Elapsed Time Value = a3ba6
GPT_APP: Wait for notification(approx. 6 seconds)
GPT_APP: Channel [29] is in GPT_RUNNING state
GPT_APP: Channel [29] iGPT_APP: GPT Notification received for channel 30 !!!
sn received for channel
GPT_APP: Disable channel notification for this channel
GPT_APP: Wait till timer overflows, no notification should be received
GPT_APP: Time Elapsed Value = 0x18d215
GPT_APP: Time Remaining Value = 0x8d32cc7
GPT_APP: Waiting for timer to overflow
GPT_APP: Overflow happened no notification received
GPT_APP: Stopped for channel 29
GPT_APP: Channel [29] is in GPT_STOPPED state
GPT_APP: Enable wakeup for this channel
```

Page 58 of 96



```
GPT_APP: Started timer channel [29]
GPT_APP: check if this channel is wakeup source for any wakeup event
GPT_APP: GPT is operating in GPT_MODE_SLEEP mode

GPT_APP: GPT is operating in GPT_MODE_SLE EcuM : Wakeup event received for wakeupSource =0 !!!
Eurce =0GPT_APP: Woken up for channel [29]
GPT_APP: Stop timer
GPT_APP: GPT example passed for channel =29 !!!
GPT_APP: GPT example Completed !!!
GPT_APP: GPT Stack Usage 808 bytes
GPT_APP: GPT Test Passed!!!
```

7.7 **PWM**

Example Application

PwmApp_Gpt

J721E EVM

The timer Test Point TP97 can be probed to check the output PWM signals.

J7200 EVM

TI Confidential - NDA Restrictions Revision: 21

Page 59 of 96



The timer pins J5F Pin F15 can be probed to check the output PWM signals,

PwmApp_Epwm

The ePWM pin 11 or 3 on GESI board on J7200/j721e can be probed to check the output PWM signals. These pins will change based on the EVM used.

7.7.1 **PWM_GPT**

Sample Log

J721E

TI Confidential - NDA Restrictions Revision: 21

Page 60 of 96



TI Confidential - NDA Restrictions Revision: 21

Page 61 of 96



```
PWM_APP_GPT: Sample Application - STARTS !!!
PWM_APP_GPT: PWM MCAL Version Info
PWM_APP_GPT: Vendor ID
                            : 44
PWM_APP_GPT: Module ID
                             : 121
PWM_APP_GPT: SW Major Version : 1
PWM_APP_GPT: SW Minor Version : 2
PWM_APP_GPT: SW Patch Version :1
PWM_APP_GPT: Variant - Pre Compile being used !!!
PWM_APP_GPT: PWM Channel Initialized
PWM_APP_GPT: PWM Duty cycle: 50 Percent, PWM Period: 1 sec
PWM_APP_GPT: Probe TIMER in Main domain(Test Point TP97)in J721E EVM
PWM_APP_GPT: This example waits for 10 seconds please probe
PWM_APP_GPT: Changing the Duty cycle from 50 Percent to 80 Percent
PWM_APP_GPT: This example waits for 10 seconds Please probe
PWM_APP_GPT: Setting Output to Idle state
PWM_APP_GPT: This example waits for 10 seconds Please probe
PWM_APP_GPT: Changing PWM Period from 1s to 500 ms and Duty Cycle to 50%
PWM_APP_GPT: This example waits for 10 seconds Please probe
```

TI Confidential - NDA Restrictions

Revision: 21

Page 62 of 96



PWM_APP_GPT: This example waits for 10 seconds please probe

PWM_APP_GPT: Pwm Isr Count: 20

PWM_APP_GPT: Disabling Notifications for PWM channel

PWM_APP_GPT: PWM De-initialized

PWM_APP_GPT: Pwm Stack Usage 1116 bytes

PWM_APP_GPT: PWM Test Passed!!!

7.7.2 **PWM_EPWM**

Sample Log

J721E

TI Confidential - NDA Restrictions Revision: 21

Page 63 of 96



```
PWM_APP_EPWM: Sample Application - STARTS !!!
PWM_APP_EPWM: EPWM being used with Channel # 1!!!
PWM_APP_EPWM: PWM MCAL Version Info
PWM_APP_EPWM: Vendor ID
                             : 44
PWM_APP_EPWM: Module ID
                             : 121
PWM_APP_EPWM: SW Major Version :1
PWM_APP_EPWM: SW Minor Version : 2
PWM_APP_EPWM: SW Patch Version :1
PWM_APP_EPWM: Variant - Pre Compile being used !!!
PWM_APP_EPWM: PWM Channel Initialized
PWM_APP_EPWM: PWM Duty cycle: 60 Percent, 1000Hz
PWM_APP_EPWM: Probe EPWM in Main domain(Test Connector Pin 11 or 2 on GESI BoarM
PWM_APP_EPWM: This example waits for 30 seconds please probe
PWM_APP_EPWM: Changing the Duty cycle from to 60 to 80 percent
PWM_APP_EPWM: This example waits for 30 seconds Please probe
PWM_APP_EPWM: Changing the Duty cycle to 100 Percent
PWM_APP_EPWM: This example waits for 10 seconds Please probe
PWM_APP_EPWM: Setting Output to Idle state
PWM_APP_EPWM: This example waits for 10 seconds Please probe
```



PWM_APP_EPWM: Changing Frequency from 1kHz to 10KHz and Duty Cycle to 50%

PWM_APP_EPWM: period is set to 6250

PWM_APP_EPWM: This app again waits for 30 seconds please probe

PWM_APP_EPWM: Pwm Isr Count: 300000

PWM_APP_EPWM: App Run time: 29934858 micro secs

PWM_APP_EPWM: Disabling Notifications for PWM channel

PWM_APP_EPWM: Changing Frequency from 10kHz to 1.25MHz and Duty Cycle to 40.5%

PWM_APP_EPWM: period is set to 50

PWM_APP_EPWM: This app again waits for 30 seconds please probe

PWM_APP_EPWM: Pwm Stack Usage 1124 bytes

PWM_APP_EPWM: PWM Test Passed!!!

7.8 CDDIPC

Interrupt to ISR mapping

The following table lists the interrupt details, required for applications to register ISR to receive interrupt on the core that hosts MCAL/IPC

J721E & J7200:

CDD IPC Example on MCU 10 (deprecated because baremetal IPC app cant be supported on MCU 10)
Please note the SCI Client / DMSC Firmware API are invoked to route interrupt to MCU 10 (via routers or no routers)

Note: Remote core Application on MPU 1_0 Core is deprecated because FreeRTOS is not supported on that core.



Host Core	Remote Core	Cluster	User	Int No on MCU 10	Comments
MCU 1 0	MCU 2 0	7	0	377	ISR Cdd_IpcIrqMbxFromMcu_20
MCU 1 0	MCU 2 1	7	0	377	ISR Cdd_lpclrqMbxFromMcu_21

J721E & J7200: CDD IPC Example on MCU 21

Host Core	Remote Core	Cluster	User	Int No on MCU 10	Comments
MCU 2 1	MCU 2 0	7	0	377	ISR Cdd_IpcIrqMbxFromMcu_20

J721E: CDD IPC Example for LINUX host (MPU 10)



Host Core	Remote Core	Cluster	User	Int No on MCU 10	Comments
MCU 2 1	MPU 10	7	0	248	ISR Cdd_IpcIrqMbxFromMpu_10

Running the example application via CCS

J721E / J7200

• MCU 2 1

Steps to run



Connect to MAIN R5 0 1 (MAIN_Cortex_R5_0_1)

Connect to Cortex A72 0 0

Connect to MAIN R5 0 0 (MAIN_Cortex_R5_0_0)

Connect to MCU R5 1 1 (MCU_Cortex_R5_0_1)

Load MCAL example application cdd_ipc_app_mcu2_1_release.xer5f [available at] (@ref ug_cdd_ipc_functional_cfg_build) into MAIN CORTEX R5 1
Load Remote example application ipc_remote_app_mcu2_0_release.xer5f [available at] (@ref ug_cdd_ipc_functional_remoteapp_build) into MAIN R5 0 0
Load Remote example application ipc_remote_app_mcu1_1_release.xer5f [available at] (@ref ug_cdd_ipc_functional_remoteapp_build) into MCU R5 0 1
Run remote cores (A72)

Run application on MCU 2 1

Run remaining remote cores (MCU 20, MCU 11)

Output can be observed on CCS console/UART terminal refer [Expected Example Output] (@ref ug_cdd_ipc_eg_log_j721e_mcu21). Note that UART port dedicated for main domain would be used.

MCU 2 1 with Linux Host



- use the default rpmsg_client_sample from Linux filesystem
- Copy mcu 2 1 firmware (built above) to Linux filesystem
- Copy the remote firmware to rootfs at /lib/firmware/pdk-ipc folder
- cd /lib/firmware
- Remove old soft link for remote cores
- rm j7*
- Create new soft links
- ln -s /lib/firmware/pdk-ipc/cdd_ipc_app_rc_linux_mcu2_1_release.xer5f j7-main-r5f0_1-fw
- sync: write the changes to filesystem
- Reboot the system

Once EVM boots to Linux prompt, execute the below step:

- root\@j7-evm:~# modprobe rpmsg_client_sample count=10
- The test runs till completion with the good-bye trace..

MCU 1 0 with Linux Host



- use the default rpmsg_client_sample from Linux filesystem
- Create Linux u-boot image with mcu 1 0 RTOS application created above.
- ex for j721e_evm
- make ARCH=arm CROSS_COMPILE=aarch64-none-linux-gnu- O=j721e-arm64-j8 j721e_evm_a72_defconfig
- make ARCH=arm CROSS_COMPILE=aarch64-none-linux-gnu- O=j721e-arm64 ATF=/PATH/TO/bl31.bin
- TEE=/PATH/TO/bl32.bin DM=/PATH/TO/cdd_ipc_profile_app_rc_linux_mcu1_0_release_strip.xer5f-j8
- Boot EVM with u-boot generated in step#3.

Once EVM boots to Linux prompt, execute the below step:

- root\@j7-evm:~# modprobe rpmsg_client_sample count=10
- The test runs till completion with the good-bye trace.

Sample Log

J721E - MCU 1 0 Linux communication (currently not supported)



```
rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: new channel: 0x400 -> 0xb! rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 1 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 2 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 3 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 4 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 5 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 6 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 7 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 8 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 9 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 10 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: incoming msg 10 (src: 0xb) rpmsg_client_sample virtio0.ti.ipc4.ping-pong.-1.11: goodbye!
```

J721E - MCU 2 1 Linux communication

```
CDD_IPC_LINUX_APP : Received hello world! Iteration 10 from MPU 1 0

[ 46.429213] rpmsg_client_sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 1 (src: 0xd)

CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]

CDD_IPC_LINUX_APP : Received hello world! Iteration 9 from MPU 1 0

[ 46.577995] rpmsg_client_sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 2 (src: 0xd)

CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]

CDD_IPC_LINUX_APP : Received hello world! Iteration 8 from MPU 1 0
```

TI Confidential - NDA Restrictions Revision: 21

Page 71 of 96



```
[ 46.727774] rpmsg_client_sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 3 (src: 0xd)
CDD IPC LINUX APP :waiting for message from MPU 1 0. EP[13]. ProcId[0]
CDD IPC LINUX APP: Received hello world! Iteration 7 from MPU 1 0
   46.877556] rpmsg client sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 4 (src: 0xd)
CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]
CDD_IPC_LINUX_APP : Received hello world! Iteration 6 from MPU 1 0
[ 47.027343] rpmsg client sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 5 (src: 0xd)
CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]
CDD_IPC_LINUX_APP : Received hello world! Iteration 5 from MPU 1 0
    47.177121] rpmsg_client_sample_virtio4.ti.ipc4.ping-pong.-1.13: incoming_msg_6 (src: 0xd)
CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]
CDD_IPC_LINUX_APP : Received hello world! Iteration 4 from MPU 1 0
[ 47.326904] rpmsg client sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 7 (src: 0xd)
CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]
CDD_IPC_LINUX_APP : Received hello world! Iteration 3 from MPU 1 0
    47.476687] rpmsg_client_sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 8 (src: 0xd)
CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]
CDD IPC LINUX APP: Received hello world! Iteration 2 from MPU 1 0
[ 47.626466] rpmsg client sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 9 (src: 0xd)
CDD_IPC_LINUX_APP :waiting for message from MPU 1 0, EP[13], ProcId[0]
CDD_IPC_LINUX_APP : Received hello world! Iteration 1 from MPU 1 0
C[ 47.776250] rpmsg_client_sample virtio4.ti.ipc4.ping-pong.-1.13: incoming msg 10 (src: 0xd)
DD_IPC_LINUX_APP : Transmitted and Received 10 times
CDD_IPC_LINUX_APP : Sample Application - Completes !!!
```

TI Confidential - NDA Restrictions

Revision: 21

Page 72 of 96



J721E - MCU 2 1

TI Confidential - NDA Restrictions Revision: 21

Page 73 of 96



CDD_IPC_APP: CDD IPC MCAL Version Info

CDD_IPC_APP :-----

CDD_IPC_APP: Vendor ID : 44

CDD_IPC_APP: Module ID : 255

CDD_IPC_APP: SW Major Version : 1

CDD_IPC_APP: SW Minor Version : 0

CDD_IPC_APP: SW Patch Version : 0

TI Confidential - NDA Restrictions Revision: 21

Page 74 of 96



```
CDD_IPC_APP:
CDD_IPC_APP: Sample Application - STARTS!!!
CDD_IPC_APP: Received ti.ipc4.ping-pong as ctrl MSG from MCU 11
CDD_IPC_APP: Received ping 0 Iteration 10 from MCU 11
CDD_IPC_APP: Received ping 1 Iteration 9 from MCU 1 1
CDD_IPC_APP: Received ping 2 Iteration 8 from MCU 1 1
CDD_IPC_APP: Received ping 3 Iteration 7 from MCU 11
CDD_IPC_APP: Received ping 4 Iteration 6 from MCU 11
CDD_IPC_APP: Received ping 5 Iteration 5 from MCU 11
CDD_IPC_APP: Received ping 6 Iteration 4 from MCU 1 1
CDD_IPC_APP: Received ping 7 Iteration 3 from MCU 11
CDD_IPC_APP: Received ping 8 Iteration 2 from MCU 1 1
CDD_IPC_APP: Received ping 9 Iteration 1 from MCU 11
CDD_IPC_APP: Received ti.ipc4.ping-pong as ctrl MSG from MCU 2 0
CDD_IPC_APP: Received ping 0 Iteration 10 from MCU 2 0
CDD_IPC_APP: Received ping 1 Iteration 9 from MCU 2 0
CDD_IPC_APP: Received ping 2 Iteration 8 from MCU 2 0
CDD_IPC_APP: Received ping 3 Iteration 7 from MCU 2 0
CDD_IPC_APP: Received ping 4 Iteration 6 from MCU 2 0
CDD_IPC_APP: Received ping 5 Iteration 5 from MCU 2 0
CDD_IPC_APP: Received ping 6 Iteration 4 from MCU 2 0
CDD_IPC_APP: Received ping 7 Iteration 3 from MCU 2 0
CDD_IPC_APP: Received ping 8 Iteration 2 from MCU 2 0
CDD_IPC_APP: Received ping 9 Iteration 1 from MCU 2 0
CDD_IPC_APP: Sample Application - Completes !!!
```

TI Confidential - NDA Restrictions Revision: 21

Page 75 of 96



7.9 FLS

Example Log for J721E FLS_app_dac

TI Confidential - NDA Restrictions Revision: 21

Page 76 of 96



```
FLS_APP_DAC:
-----FLS Sample Application - STARTS !!! ------
FLS_APP_DAC:
Running on J7 ES
FLS_APP_DAC: FLS spi_test Initiating and Starting.
FLS_APP_DAC: Variant - Pre Compile being used !!!
FLS_APP_DAC: Configuring Clocks.
FLS_APP_DAC: Clock Configured at 16666666Hz
FLS MCAL Version Info
Vendor ID
             : 44
Module ID
             : 92
SW Major Version : 1
SW Minor Version : 2
SW Patch Version : 1
FLS_APP_DAC: DATA SIZE TEST is 0x100000
FLS_APP_DAC: Offset is 0x0
FLS_APP_DAC: Writing PHY Tune Data to last sector in memory
FLS_APP_DAC: Erasing
FLS_APP_DAC: Job Processing in Progress.
FLS_APP_DAC: Job Ends: SUCCESS
FLS_APP_DAC: Blank Checking
FLS_APP_DAC: Job Processing in Progress.
```

TI Confidential - NDA Restrictions

Revision: 21

Page 77 of 96



FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC: Writing

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC: Comparing

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC: Writing PHY Tune Data complete

FLS_APP_DAC: Erasing

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC: Blank Checking

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC: Writing

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC:

Write 1048576 bytes at transfer rate 650 Kbps

FLS_APP_DAC: Reading

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC:

Read 1048576 bytes at transfer rate 65811 Kbps

FLS_APP_DAC: Comparing

FLS_APP_DAC: Job Processing in Progress.

TI Confidential - NDA Restrictions

Revision: 21

Page 78 of 96



FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC: Reading

FLS_APP_DAC: Job Processing in Progress.

FLS_APP_DAC: Job Ends: SUCCESS

FLS_APP_DAC:

Read 1048576 bytes at transfer rate 68202 Kbps

FLS_APP_DAC: DONE!

FLS_app_indac



ILS ALL HIVAC	FLS	APP	IND	AC:
---------------	------------	-----	-----	-----

-----FLS Sample Application - STARTS !!! ------

FLS_APP_INDAC: FLS spi_test Initiating and Starting. FLS_APP_INDAC: Variant - Pre Compile being used !!!

FLS_APP_INDAC: Configuring Clocks.

FLS_APP_INDAC: Clock Configured at 16666666Hz

FLS MCAL Version Info

.....

Vendor ID : 44
Module ID : 92
SW Major Version : 1
SW Minor Version : 2
SW Patch Version : 1

TI Confidential - NDA Restrictions Revision: 21

Page 80 of 96



FLS_APP_INDAC: DATA SIZE TEST is 0x100000

FLS_APP_INDAC: Offset is 0x0

FLS_APP_INDAC: Erasing

FLS_APP_INDAC: Job Processing in Progress.

FLS_APP_INDAC: Job Ends: SUCCESS

FLS_APP_INDAC: Blank Checking

FLS_APP_INDAC: Job Processing in Progress.

FLS_APP_INDAC: Job Ends: SUCCESS

FLS_APP_INDAC: Writing

FLS_APP_INDAC: Job Processing in Progress.

FLS_APP_INDAC: Job Ends: SUCCESS

FLS_APP_INDAC:

Write 1048576 bytes at transfer rate 3631 Kbps

FLS_APP_INDAC: Reading

FLS_APP_INDAC: Job Processing in Progress.

FLS_APP_INDAC: Job Ends: SUCCESS

FLS_APP_INDAC:

Read 1048576 bytes at transfer rate 43728 Kbps

FLS_APP_INDAC: Comparing

FLS_APP_INDAC: Job Processing in Progress.

FLS_APP_INDAC: Job Ends: SUCCESS

FLS_APP_INDAC:

Changing mode to DAC FLS_APP_INDAC: DONE!



FLS_app_xip

TI Confidential - NDA Restrictions Revision: 21

Page 82 of 96



FL	~		_	~	-

-----FLS Sample Application - STARTS !!! ------

FLS_APP_XIP: Running on J7 ES

FLS_APP_XIP: FLS spi_test Initiating and Starting. FLS_APP_XIP: Variant - Pre Compile being used !!!

FLS_APP_XIP: Configuring Clocks.

FLS_APP_XIP: Clock Configured at 16666666Hz

FLS MCAL Version Info

.....

Vendor ID : 44
Module ID : 92
SW Major Version : 1
SW Minor Version : 2
SW Patch Version : 1

TI Confidential - NDA Restrictions Revision: 21

Page 83 of 96



FLS_APP_XIP: DATA SIZE TEST is 0x1000

FLS_APP_XIP: Offset is 0x0

FLS_APP_XIP: Erasing

FLS_APP_XIP: Job Processing in Progress.

FLS_APP_XIP: Job Ends: SUCCESS

FLS_APP_XIP: Blank Checking

FLS_APP_XIP: Job Processing in Progress.

FLS_APP_XIP: Job Ends: SUCCESS

FLS_APP_XIP: Writing

FLS_APP_XIP: Job Processing in Progress.

FLS_APP_XIP: Job Ends: SUCCESS

FLS_APP_XIP: Calling XIP app

MCU1_0 running

MCU1_0 reports: All tests have passed

FLS_APP_XIP: Returning from XIP app, returned value is 0xFEEDFACE

FLS_APP_XIP: Reading

FLS_APP_XIP: Job Processing in Progress.

FLS_APP_XIP: Job Ends: SUCCESS

FLS_APP_XIP: Comparing

FLS_APP_XIP: Job Processing in Progress.

FLS_APP_XIP: Job Ends: SUCCESS

FLS_APP_XIP: DONE!

TI Confidential - NDA Restrictions Revision: 21

Page 84 of 96



7.10 ICU

Functional Description:

The Icu driver uses ECAP module to capture events. There are three ECAP instances available to work with (ECAP0 - ECAP2) on J721E and J7200.

Icu Channel ID, Instance mapping and ISR mapping:

The Icu module is implemented using the ECAP instances on the device.

Three ECAP instances are supported by this driver implementation (three instances present in MAIN domain on J721E & J7200). The following table lists the mapping between instance of

ECAP and IcuChannelId of the configurator.

IcuChannelId	ECAP Instance	Associated ISR (if notification is enabled)
0	ECAP0	Icu_ch0Notify
1	ECAP1	lcu_ch1Notify
2	ECAP2	Icu_ch2Notify

Build and Running the Example Application:



For example, to run the icu_app:

1. J721E: Uses instance ECAP1 instance and EPWM1 instance
User need to connect EPWM output (Pin 2 on J22 on GESI Expansion Board) to ECAP input (TP30 on SOM Board).

Example Application:

To run the icu_app:

1. J721E: Uses instance ECAP1 instance and EPWM1 instance User need to connect EPWM output (Pin 2 on J22 on GESI Expansion Board) to ECAP input (TP30 on SOM Board).

Example Log

J721E



ICU_APP: Sample Application - STARTS !!!

ICU_APP: ICU MCAL Version Info

ICU_APP: Vendor ID : 44
ICU_APP: Module ID : 122
ICU_APP: SW Major Version : 1
ICU_APP: SW Minor Version : 3
ICU_APP: SW Patch Version : 2

ICU_APP: Variant - Pre Compile being used !!!

ICU_APP: EPWM Channel Initialized

ICU_APP: EPWM Duty cycle: 60 Percent, 1000Hz

ICU_APP: Use EPWM (Pin 2 in J22 on GESI Board) as input to ECAP test point (TP30 on SOM board) for J721E EVM

ICU_APP: Edge Detect Mode!
ICU_APP: input state is ICU_IDLE

ICU_APP: SignalNotification for Double Edge Detection Reached in 1 sec: 2000 ICU_APP: SignalNotification for Single Edge Detection Reached in 1 sec: 1000

ICU_APP: input state is ICU_ACTIVE

TI Confidential - NDA Restrictions Revision: 21

Page 87 of 96



ICU_APP: Changing EPWM Frequency from 1000Hz to 25000Hz and Duty Cycle to 50%

ICU_APP: Edge Detect Mode!
ICU_APP: input state is ICU_IDLE

ICU_APP: SignalNotification for Single Edge Detection Reached in 1 sec: 25002

ICU_APP: input state is ICU_ACTIVE

ICU_APP: SignalNotification for after disabling notification Edge Detection Reached: 0

ICU_APP: Calling Deinit

ICU_APP: Icu Stack Usage 1076 bytes

ICU_APP: ICU Test Passed!!!

J7200



ICU_APP: Sample Application - STARTS !!! ICU_APP: ICU MCAL Version Info ICU_APP: Vendor ID : 44 ICU APP: Module ID : 122 ICU_APP: SW Major Version :1 ICU_APP: SW Minor Version : 3 ICU_APP: SW Patch Version : 2 ICU_APP: Variant - Pre Compile being used !!! ICU_APP: EPWM Channel Initialized ICU_APP: EPWM Duty cycle: 60 Percent, 1000Hz ICU_APP: Use EPWM (Pin 2 in J22 on GESI Board) as input to ECAP test point (TP97 on base board) for J7200 EVM ICU_APP: Edge Detect Mode! ICU_APP: input state is ICU_IDLE ICU_APP: SignalNotification for Double Edge Detection Reached in 1 sec: 2000 ICU_APP: SignalNotification for Single Edge Detection Reached in 1 sec: 1000 ICU_APP: input state is ICU_ACTIVE ICU_APP: Changing EPWM Frequency from 1000Hz to 25000Hz and Duty Cycle to 50% ICU_APP: Edge Detect Mode! ICU_APP: input state is ICU_IDLE ICU_APP: SignalNotification for Single Edge Detection Reached in 1 sec: 25002 ICU_APP: input state is ICU_ACTIVE ICU_APP: SignalNotification for after disabling notification Edge Detection Reached: 0 ICU_APP: Calling Deinit ICU_APP: Icu Stack Usage 1328 bytes ICU_APP: ICU Test Passed!!!



7.11 MCU

Example Log

J721E

TI Confidential - NDA Restrictions

Revision: 21

Page 90 of 96



McuApp: Sample Application - STARTS !!!

MCU MCAL Version Info

Vendor ID: 44
Module ID: 101
SW Major Version: 1
SW Minor Version: 6
SW Patch Version: 0

Module clock request successful!!!

Module clock frequency set. Freq = 19200000 !!!

MCU Reset Reason:5

MCU Reset Reason Raw Value:0x100000

MCU Stack Usage: 2788 bytes MCU_APP: MCU Test Passed!!!

J7200

TI Confidential - NDA Restrictions Revision: 21

Page 91 of 96



McuApp: Sample Application - STARTS !!!

MCU MCAL Version Info

Vendor ID: 44
Module ID: 101
SW Major Version: 1
SW Minor Version: 6
SW Patch Version: 0

Module clock request successful!!!

Module clock frequency set. Freq = 19200000 !!!

MCU Reset Reason:5

MCU Reset Reason Raw Value:0x100000

MCU Stack Usage: 2788 bytes MCU_APP: MCU Test Passed!!!

TI Confidential - NDA Restrictions Revision: 21

Page 92 of 96



8 Build Env:

Please refer to the User guide for this information.



9 Steps to Build in Windows:

By default CORE SDK RTOS JACINTO support to be built in Linux environment. All the required tools (compilers, OS, etc...) are packaged in CORE SDK RTOS, which enables MCUSW to built without any modifications.

The components MCUSW and PDK can be built in windows environment, with right version of tools.

List below details the steps required to build MCAL (MCUSW) examples in windows environment

9.1 Step 1: Download the windows version of required tools

- · CORE SDK RTOS JACINTO source is installed and accessible from windows machine, which would be used to build
- · Download the windows version of the tools
 - XDC download TI Website
 - ARM Compiler TI Website
 - DSP Compiler TI Website
 - Please ensure to download the versions used in CORE SDK RTOS JACINTO
- Create a folder "CORE_SDK_RTOS_JACINTO_XXYYZZ" where XXYYZZ is release number

9.2 Step 2: Install tools and copy the components

- Install the downloaded tools in \${Path}/CORE_SDK_RTOS_JACINTO_XXYYZZ/
 - Ensure the version of downloaded tools match the versions used in CORE SDK RTOS
- Copy the components mcusw and pdk
 - Ensure that the mcusw & pdk naming conventions is same as in CORE SDK RTOS



9.3 Step 4: Disable generation of cust SBL

- Custom SBL is part of PDK package and relies on Linux based tools
- This requires to be excluded
- In file CORE_SDK_RTOS_JACINTO_XXYYZZ\pdk\packages\ti\boot\sbl\sbl_component.mk
- Comment out / delete
 - **sbl_lib_cust** from sbl_LIB_LIST
 - All statements under # SBL Custom LIB
- Without these steps the PDK library compilation would fail

9.4 Step 3: Build

• Follow the steps listed in Build to build MCAL examples

9.5 Examples NOT supported in windows build

Core	Examples Not Supported	Comments
MCU 1 0	Multi-Core Boot Application	As demo reuqires Linux/QNX, C7x & C66 apps
MPU 1 0	IPC Remote Client Application	Not Yet supported



Core	Examples Not Supported	Comments
MCU 1 0	can_profile_xip_app	Creation of .bin image is not supported
MCU 1 0	fls_xip	Creation of .bin image is not supported

TI Confidential - NDA Restrictions

Revision: 21

Page 96 of 96