Pmod External LED Control with Vivado SDK

Innova Lee(이상훈) gcccompil3r@gmail.com

우선 Vivado 에 이어서 SDK 도 언제든 편하게 킬 수 있도록 좌측에 탭을 만들도록 하자!

```
sdr@sdr-Samsung-DeskTop-System: ~/Desktop

sdr@sdr-Samsung-DeskTop-System: ~$ cd Desktop/
sdr@sdr-Samsung-DeskTop-System: ~/Desktop$ ls


vivado.desktop

sdr@sdr-Samsung-DeskTop-System: ~/Desktop$ vi sdk.desktop
```

그리고 여기에 아래와 같이 내용을 적는다.

```
#!/usr/bin/env xdg-open
[Desktop Entry]
Name=Xilinx SDK
Type=Application
Exec=/opt/Xilinx/SDK/2015.4/bin/xsdk
Terminal=false
Icon=/opt/Xilinx/SDK/2015.4/data/sdk/images/sdk_logo.ico
Comment=Xilinx SDK Program
NoDisplay=false
Categories=Development;IDE;
Name[en]=SDK
```

속성에 들어가서 Execute 부분에 체크하면 아래와 같이 활성화가 된다.



그리고 활성화된 아이콘을 좌측 탭에 밀어넣으면 아래 그림과 같이 들어가는 것을 볼 수 있다.





<u>File Flow Tools Window Help</u>

Q- Search commands



Productivity. Multiplied.



Quick Start







Open Project



Open Example Project

Tasks



Manage IP



Open Hardware Manager



Xilinx Tcl Store

Information Center



Documentation and Tutorials



Quick Take Videos



Release Notes Guide

Recent Projects

gpio_lab

/home/sdr/test/zyng fpga/gpio lab

lab

/home/sdr/lab


project 1


/home/sdr/test/zynq_fpga/project_1


Recent IP Locations


test ip


/home/sdr/test/zynq_fpga












































☐ Enable Interrupt




Cancel

8 📵


Run Connection Automation

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.





마저 나머지 부분도 자동 연결을 구성하도록 한다.




AXI GPIO (2.0)


LED 1 개만 킬 것이므로 1 비트를 사용한다.




Documentation 🛅 IP Location			
☐ Show disabled ports	Component Name test_de	esign_axi_gpio_0_0	
	Board IP Configuration		
	GPIO		
	☐ All Inputs		
	☐ All Outputs		
	GPIO Width	1	[1 - 32]
	Default Output Value	0x00000000	[0x00000000,0xFFFFFFF]
	Default Tri State Value	0xFFFFFFF 0	[0x00000000,0xFFFFFFF]
-s_axi_aclk GPIO+ S_axi_aresetn	☐ Enable Dual Channel GPIO 2 ☐ All Inputs		
	☐ All Outputs		
	GPIO Width	32	[1 - 32]
	Default Output Value	0x00000000	[0x00000000,0xFFFFFFF]
	Default Tri State Value	0xFFFFFFF (1)	[0x00000000,0xFFFFFFF]
	☐ Enable Interrupt		

Constraints 부분에 우클릭하여 제약 사항을 설정하도록 한다.







```
Block Design - design 1
                                                                                     _ 🗆 🗗 🗡
                                                                                                                🟪 Diagram 🗴 🔣 Address Editor 🗴 🖺 zybo labl.xdc 🗴
Sources
Q Z 🖨 📄 🔠 📳
                                                                                                                     /home/sdr/test/zynq_fpga/lab1/lab1.srcs/constrs_1/new/zybo_lab1.xdc
                                                                                                                      1 set property -dict { PACKAGE PIN G15 IOSTANDARD LVCMOS33 } [get ports {gpio rtl}];
O Design Sources (1)
                                                                                                                      2 set property -dict { PACKAGE PIN T20 IOSTANDARD LVCMOS33 } [get ports {qpio rtl 0}];
      UI
• Constraints (1)
                                                                                                             200
      이 작업이 완료되면 design 부분을 우클릭하여

□

□

□

zybo lab1.xdc

□

□

zybo lab1.xdc

□

□

zybo lab1.xdc

zybo la
                                                                                                                                  Create HDL Wrapper 를 눌러서 Wrapper 를 만들어준다.
                                                                                                               Simulation Sources (1)
                                                                                                               Block Design - design 1
                                                                                         _ 🗆 🗗 ×
  Sources
                                                                                                                      🚰 Diagram 🗶 🔣 Address Editor 🗶 🚹 zybo lab1.xdc 🗶 🔞 design 1 wrapper.v 🗶
 Q 🔀 🖨 📄 🔠
                                                                                                                           /home/sdr/test/zynq fpga/lab1/lab1.srcs/sources 1/bd/design 1/hdl/design 1 wrapper.v
                                                                                                                             18
                                                                                                                                          DDR cke,

    Design Sources (1)


                                                                                                                    10
                                                                                                                             19
                                                                                                                                          DDR cs n,
        • design_1_wrapper (design_1_wrapper.v) (1)
                                                                                                                    9
                                                                                                                             20
                                                                                                                                           DDR dm,
             DDR dq,
                                                                                                                              21
                   22
                                                                                                                                          DDR_dqs_n,
   ⊕— Constraints (1)
                                                                                                                    23
                                                                                                                                          DDR dqs p,


•— constrs 1 (1)


                                                                                                                              24
                                                                                                                                           DDR odt,
                                                                                                                    25
                                                                                                                                           DDR ras n,
  Simulation Sources (1)
                                                                                                                              26
                                                                                                                                           DDR reset n,

⊕—  sim 1 (1)

                                                                                                                              27
                                                                                                                                          DDR we n,
                                                                                                                             28
                                                                                                                                          FIXED IO ddr vrn,
                                                                                                                             29
                                                                                                                                          FIXED IO ddr vrp,
                                                                                                                              30
                                                                                                                                          FIXED IO mio,
                                                                                                                             31
                                                                                                                                          FIXED IO ps clk,
                                                                                                                             32
                                                                                                                                          FIXED_IO_ps_porb,
                                                                                                                              33
                                                                                                                                          FIXED IO ps srstb,
                                                                                                                                           gpio rtl 0 tri io,
                                                                                                                                          gpio rtl tri io);
                                                                                                                                      inout [14:0]DDR addr;
                                                                                                                                      inout [2:0]DDR ba;
                                                                                                                                      inout DDR cas n;
                                                                                                                                      inout DDR ck n;
   Hierarchy IP Sources Libraries Compile Order
                                                                                                                                      inout DDR ck p;
                                                                                                                              41
                                                                                                                                      inout DDR cke;
         🖧 Sources 📑 Design 🝱 Signals 📳 Board
                                                                                                                              42
                                                                                                                                      inout DDR cs n;
                                                                                                                              43
                                                                                                                                      inout [3:0]DDR dm;
 External Interface Properties
                                                                                         \perp \square \varnothing \times
                                                                                                                                      inout [31:0]DDR dq;
                                                                                                                              44
                                                                                                                                      inout [3:0]DDR dqs n;
                                                                                                                              46
                                                                                                                                      inout [3:0]DDR_dqs_p;
 gpio_rtl
                                                                                                                                      inout DDR odt;
                                                                                                                              47
                                                                                                                                      inout DDR ras n;
                             gpio rtl
    Name:
                                                                                                                              49
                                                                                                                                      inout DDR reset n;
```








Templates

Create one of the available templates to generate a fully-functioning application project.



Available Templates: Dhrystone **Empty Application** Hello World lwIP Echo Server **Memory Tests** OpenAMP echo-test OpenAMP matrix multiplication Demo OpenAMP RPC Demo Peripheral Tests RSA Authentication App Zynq DRAM tests Zynq FSBL

A blank C project.



```
system.mss

    main.c 
    □ xparameters.h

system.hdf
   #include <stdio.h>
   #include <xgpio.h>
   #include "xparameters.h"
   #include "sleep.h"
  ⊝int main(void)
   {
       XGpio in, out;
       //int sw data = 0;
       XGpio Initialize(&in, XPAR AXI GPIO 0 DEVICE ID);
       XGpio Initialize(&out, XPAR AXI GPIO 1 DEVICE ID);
       XGpio SetDataDirection(&in, 1, 0xF);
       XGpio SetDataDirection(&out, 1, 0x0);
       while(1)
        {
           XGpio DiscreteWrite(&out, 1, 0xFFFFFFFF);
           sleep(1);
           XGpio DiscreteWrite(&out, 1, 0x0);
            sleep(1);
           Xil Out32(0x41210000, 0xFFFFFFFF);
           sleep(1);
           Xil Out32(0x41210000, 0x0);
           sleep(1);
       return 0;
```

