# Performance Modeling and Engineering Using Kerncraft

#### Julian Hammer <julian.hammer@fau.de>

Friedrich-Alexander-University of Erlangen-Nuremberg Regional Computing Center Erlangen Georg Hager (advisor), Gerhard Wellein (advisor)






#### Goal

Automatically predict single-socket performace of regular algorithms Select the most efficient core configuration Select good tiling sizes to increase cache utilization


## Approach

- 1. Build Execution-Cache-Memory model
- 2. Predict serial performance and optimal scaling
- 3. Analytically select optimal spatial tiling

### Execution-Cache-Memory (ECM) Model<sup>[0]</sup> for x86







User Input

Kernel Code

**Machine Configuration** 

**Automatic Modeling** 

ECM<sup>[0]</sup> & Roofline<sup>[3]</sup> Model

Layer Conditions<sup>[5]</sup> Model

Results and Validation

**ECM Prediction** 

Parameter Study

Optimal Scaling Point Blocking Suggestion

#### Kernel Code


# User Input

## **Machine Configuration**

37.28 GB/s, 39.98 GB/s, 40.99 GB/s, 40.92 GB/s, 40.61 GB/s, 40.34 GB/s]}}

```
3D-long-range kernel code:
```

```
double U[M][N][N], V[M][N][N], ROC[M][N][N];
double c0, c1, c2, c3, c4, lap;
for(int k=4; k < M-4; k++) {
for(int j=4; j < N-4; j++) {
for(int i=4; i < N-4; i++) {
    lap = c0*V[k][j][i]
        + c1*(V[ k ][ j ][i+1] + V[ k ][ j ][i-1] + V[ k ][j+1][ i ])
        + c1*(V[k][j-1][i] + V[k+1][j][i] + V[k-1][j][i]
        + c2*(V[k][i][i+2] + V[k][i][i-2] + V[k][i+2]
        + c3*(V[k][j][i+3] + V[k][j][i-3] + V[k][j+3]
        + c4*(V[k][i][i+4] + V[k][i][i-4] + V[k][i+4]
        + c4*(V[k][j-4][i] + V[k+4][j][i]
                                              + V[k-4][ i ][ i ]);
    U[k][i][i] = 2.f * V[k][i][i] - U[k][i][i] + ROC[k][i][i] * lap;
}}}
```



Accesses to array **V** (stencil)


Sandy-Bridge Machine configuration file:

```
model name: Intel(R) Xeon(R) CPU
   CPU & compiler
                                  E5-2680 @ 2.70GHz
        information
                      sockets: 2
                      cores per socket: 2
Memory subsystem
                      memory hierarchy:
                          - level: L1
                            cache per group: {
                                'sets': 64, 'ways': 8,
                                'cl size': 64,
                                'replacement_policy': 'LRU',
                                'write_allocate': True,
                                'write back': True,
                                'load_from': 'L2',
                                'store to': 'L2'}
                            cores per group: 1
                            cycles per cacheline transfer: 2
                      benchmarks: {measurements: {MEM: {results:
 Benchmark results
                          update: [18.91 GB/s, 32.43 GB/s,
```

#### ECM<sup>[0]</sup> & Roofline<sup>[3]</sup> Model


# **Automatic Modeling**

#### In-Core with IACA




Cache with pycachesim


Released under AGPLv3 github.com/RRZE-HPC/pycachesim




#### **ECM** Prediction



#### Parameter Study




## Optimal Scaling Point



# **Automatic Modeling**

## Layer Conditions<sup>[5]</sup> Model




$$C_{\text{req.}} = \left(\sum_{l \text{rel.offsets}} L_{\text{rel.offsets}} + \max(L_{\text{rel.offsets}}) * n_{\text{slices}}\right) * s$$

Required size

Sum over all relative offsets Longest relative Number of slices Bytes per between accesses in slices offset over all slices in dimension

element

#### **Blocking Suggestion**



# Interactive LC Calculator:

#### Julian Hammer < julian.hammer@fau.de>

Open Source and freely available at:



github.com/RRZE-HPC/kerncraft github.com/RRZE-HPC/pycachesim

#### **Future Work**

In-core simulation

LLVM-Polly integration

Graph applications

Simpler Layer Conditions

Supported by





Deutscher Akademischer Austauschdienst German Academic Exchange Service

**FITweltweit** 

We would also like to thank

Prof. Pingali at ICES, UT Austin

Prof. Hack at CDL, Saarland University