


## Performance Modeling and Engineering Using Kerncraft

Friedrich-Alexander-University of Erlangen-Nuremberg, Regional Computing Center Erlangen Julian Hammer <julian.hammer@fau.de>, Georg Hager (advisor), Gerhard Wellein (advisor)



Released under AGPLv3


Benchmar Excluded for brevity

## Goal

Predict performace, increase cache utilization and select the most efficient core configuration for regular algorithm implementations (streaming, stencil) on current multi-core CPUs.


## Approach

- 1. Build Execution-Cache-Memory model
- 2. Predict serial performance and optimal scaling
- 3. Analytically select optimal spatial blocking factors



## Kerncraft<sup>[1]</sup>

#### Kernel Code Standard complient C99 code, with no additional branches in loops. 3D-long-range kernel code<sup>[2]</sup>, as used for following examples: | double U[M][N][N], V[M][N][N], ROC[M][N][N]; double c0, c1, c2, c3, c4, lap; for(int k=4; k < M-4; k++) { for(int j=4; j < N-4; j++) { for(int i=4; i < N-4; i++) { + c4 \* (V[k][j][i+4] + V[k][j][i-4] + V[k][j+4][i])+ c4 \* (V[k][j-4][i] + V[k+4][j][i] + V[k-4][j][i]); U[k][j][i] = 2.f \* V[k][j][i] - U[k][j][i] + ROC[k][j][i] \* lap;



Released under AGPLv3 github.com/RRZE-HPC/pycachesim

## User Input

# information | cores per socket: 2 Memory subsystem | memory hierarchy:

## Machine Configuration Semi-automatically gathered using LIKWID tools<sup>[4]</sup>, contains information and

github.com/RRZE-HPC/kerncraft

bechmarks on the micro- and macroarchitecture of the compute node.

Sandy-Bridge Machine configuration file, as used for following examples:

CPU & compiler | model name: Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz

'write\_back': True, 'load\_from': 'L2', 'store\_to': 'L2'}

cycles per cacheline transfer: 2

Benchmark results | benchmarks: {measurements: {MEM: {results:

update: [18.91 GB/s, 32.43 GB/s, 37.28 GB/s, 39.98 GB/s, 40.99 GB/s, 40.92 GB/s, 40.61 GB/s, 40.34 GB/s]}}


## ECM<sup>[0]</sup> & Roofline<sup>[3]</sup> Model

For both ECM and Roofline, we need to predict the amount of data loaded and stored in each memory level, as well as execution time for all arithmetic instructions.

```
8 iterations / 1 cache-line of work: 232 FLOPs (88 MULs, 136 ADDs, 8 SUBs)
        First Addr. Last Addr. First Addr. Last Addr. First Addr. Last Addr. First Addr. Last Addr.
STOREs U[k][j][i] U[k][j][i+7]
V[k-2][j][i] \ V[k-2][j][i+7] \ V[k][j-2][i] \ V[k][j-2][i+7] \ V[k+2][j][i] \ V[k+2][j][i+7] \ V[k][j+2][i] \ V[k][j+2][i]
        V[k-3][j][i] V[k-3][j][i+7] V[k][j-3][i] V[k][j-3][i+7] V[k+3][j][i] V[k+3][j][i+7] V[k][j+3][i] V[k][j+3][i]
        V[k-4][j][i] V[k-4][j][i+7] V[k][j-4][i] V[k][j-4][i+7] V[k+4][j][i] V[k+4][j][i+7] V[k][j+4][i] V[k][i+7]
        V[k][j][i-4] V[k][j][i-3] V[k][j][i] V[k][j][i+7] V[k][j][i+8] V[k][j][i+11]
```


#### In-Core with IACA

Intel Architecture Core Analyzer (IACA) allows detailed analysis of instruction scheduling and execution. It predicts throughput and critical path latency of inner-most loops. We employ it in the following process:



### Cache with pycachesim


Cache simulation allows us to predict a wide variaty of cache behaviors and architectures using your cach simulation library, pycachesim.



Initialization is key to predicting steady-state behavoir. By simulating enough accesses until the largest cache is completly occupied and execute exactly one cache-line worth of accesses, the resulting cache state change provides insight into the costs of one CL work-load.

## Layer Conditions<sup>[5]</sup> Model

Layer conditions (LCs) give an analytical approach to select optimal blocking factors for LRU-based cache hierarchies. With a 3D kernel, here the 3D long-range stencil, three different layer-conditions can be found:



To relate LC dimensions to accesses, we consider slices which contain a subsets of accesses which lie in the same dimension. E.g., all elements in the same plane are part of the same slice for 2D layer conditions. When computing relative offsets between accesses, only offsets within slices are considered. Offsets accross slice boundaries are handled by the second term in paranthesis.

Under the assumption of an LRU cache, we get the following equation:

$$C_{
m req.} = \left(\sum L_{
m rel.offsets} + \max(L_{
m rel.offsets}) * n_{
m slices}
ight) * s$$

Required size Sum over all relative offsets Longest relative Number of slices Bytes per offset over all slices in dimension between accesses element

Example: 2D LC for 3D long-range stencil. By adding up the number of stream heads in the 2D LC illustration and arrays (u and Roc) in the code, we get:  $n_{\rm slices} = 9 + 1 + 1$ 

The longest relative offsets are from v[k][j+1][i] to v[k][j+2][i], thus:  $\max(L_{\text{rel.offsets}}) = N$ 

Summing up all relative offsets, yields:

$$\sum_{\text{rel.offsets}} L_{\text{rel.offsets}} = 6N + 8 * 1 + 2(N - 4) = 8N$$

Cache size requirement for 2D LC:  $C_{\text{req.}} = (8N + N * 11) * 8 \frac{\text{Bytes}}{\text{element}} = 152N \text{ Bytes}$ 



#### Future Work

In-core simulation Development of IACA has not been updated recently and does not support Intel Broadwell. We therefore need a replacement, which will also enable support of other architectures. LLVM-Polly integration Kerncraft provides the information to guide compile-time decisions, if used in

Going from regular to irregular is a challenging task, which we are currently re-Graph applications searching with performance modeling of graph algorithms. If feasable this will

combination with a compiler. We are currently evaluating this in LLVM-Polly.

become a target of future Kerncraft releases.

In Parallel Processing and Applied Mathematics, pages 615–624. Springer Science + Business Media, 2010. Commun. ACM, 52(4):65–76, 2009. doi: 10.1145/1498765.1498785.

### References

- [4] J. Treibig, G. Hager, and G. Wellein. LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. [1] Julian Hammer, Georg Hager, Jan Eitzinger and Gerhard Wellein. Proceedings of PSTI2010, the First International Workshop on Parallel Software Tools and Tool Infrastructures Automatic loop kernel analysis and performance modeling with Kerncraft. San Diego CA, September 13, 2010. doi: 10.1109/ICPPW.2010.38. In PMBS '15 Proceedings of the 6th International Workshop on Performance Modeling, Benchmarking, [5] Gabriel Rivera and Chau-Wen Tseng. Tiling optimizations for 3D scientific computations and Simulation of High Performance Computing Systems. doi: 10.1145/2832087.2832092. In Proceedings of the 2000 ACM/IEEE conference on Supercomputing (SC '00). IEEE. [2] Tareq Malas, Georg Hager, Hatem Ltaief, Holger Stengel, Gerhard Wellein, and David Keyes.
- Supported by of Education

Federal Ministry and Research SKAMPY

[0] Jan Treibig and Georg Hager. Introducing a performance model for bandwidth-limited loop kernels.

SIAM Journal on Scientific Computing, 37(4):C439–C464, 10 2015. doi: 10.1137/140991133.

DAAD Deutscher Akademischer Austauschdienst German Academic Exchange Service **FITweltweit** 

We would also like to thank Prof. Pingali at ICES, UT Austin Prof. Hack at CDL, Saarland University


[3] S. Williams, A. Waterman, and D. Patterson. Roofline: An insightful visual performance model for multicore architectures.

#### **ECM Prediction**


kerncraft -p ECM -m E5-2680\_2.7.yaml \


long-range-stencil.c -m E5-2680 2.7.yaml M 1000 -D N 1000 56.6 || 53.0 | 40.0 | 24.0 | 50.3 } cy/CL 56.65 \ 93.0 \ 117.0 \ 167.3 } cy/CL Here we predict the reciprocal throughput for one work-unit (cache-line length) of an array with inner dimensions of 1000x1000 elements. Due to numerous elements required, loading is the limiting factor, but there is no single signifi-

3d-long-range.c -D N 1024 -D M 1024




## Results and Validation






L1-L2


+16cy +34.6cy



except for the main memory bandwidth, we Scaling with OpenMP schedule(static, 4)



#### **Blocking Suggestion**



By blocking the code according to the predicted layer conditions, performance does not decrease with increasing N:

