DLDM unit-4

8086 Micropoocessor & Assemblylang

* Architecture of 8086


- · 16 Pit Wicsobsocessos
- 20 address lines 8 16 datalines
- · has a storage upto IMB (memory)
- · 8086 has two main blocks:
- (Bus Interface Unit (BIU):

Bus Interface Unit Performs all operation related to Systembus (add bus, data bus, control bus) like instruction fetching reading and writing operands and calculating the address of memory operands.

@ Execution Unit (EU):-

execution unit executors instructions from the instr

system byte queue



- · Both units operate asynchronously to give 8086 an averlapping instruction Fetch and executian mechanism which is called PIPELINING
- · Fetching the next instruction while the current instruction executes is colled pipelining

Al Bus Interface Unit (BIU):

- · Provides 16 bit data bus & 20 bit address bus
- · responsible fer all externol bus aperations like 1 Instruction fetch
 - 2) Instruction queuing
 - 3 Operand fetch & Storage
 - 4 Address relocation
 - 3 Bus Control.
- ·BIV vees a mechanism known as instruction Stream queue to implement pipline architecture.
- · This queue permits prefetch of upto six bytes of, its fouction code
- . These inst are held in it's FIFU queue
- . with it's 16 bit data bus, the BIU fetches 2 inst bytes in a single memory cycle
- · after a byte is loaded at the IID end of the queve, it automotically shifts up
- · EU access the queue from the OIP end it reads one instruction byte ofter the other from the output all the queve
- . Intervals of ne bus activity, which may accure between bus cycles are known as IDLE State.
- . gf the BIU is already in the process of fetching an instruction when the EU request it to sead as write operands from memory of IIO, the BIU first complete the inste Fetch, before and 8 cook

- · BIU contains on address adder which is used to generate 20 bit physical add. that that
- that is old on the address bus. This address is far med by adding an appended 16 bit segment address \$ 16 bit all set address.
- · BIV is also responsible for generaling.

 Control signals like memory read/write, Floppread/write.

Bl Execution Unit

- · responsible for decoding & executing all instruction
- decodes them, generate operands, passes them to BIV and request it the perform read by write Operation 8 perterm operation specified by inst.
- · EU tests the Status & control flags and.
- oppdates them based on the results,

 queve is empty, EU waits for next inst? by te too
 be fetched & Shifted to top of the queve.
- · when EU executes bronch are jump install it transfers control to a location, corresponding to another set of sequential inst.
- · BIU automotically reset the queve & then begin to fetch the insta from this new location

*Registers @ 8086 (4) · 8086 up has 16 bit general purpose & special purpose ed ister The register are as fallows I General Data Registers 2] Segment Registers. 3] Pointers & Index Registers 4 Flag Register. AX AL BP BX/BH/ BL FIAGS// SS CX CH 51 Psw CL DS DXDH DI Flag reg D1

Al General Data Registers

Leveral brobose red

· These register con be used as either 8-bit reg ar 16 bit reg

IP

Pointer & Index reg.

- · They may be either used for holding data, variables & intermediate results temperarily
- · and storing off set address for some particular addressing mode etc

AX - AH BAL -> Accumulater

BX - BH &BL > offset Storage

ESI

degment deg

CX - CH &CL -> counter Reg

DY - DH & DL > Destirution operand

B) <u>Segment</u> Registers

- Degment registers are use to Store 16 bit of Starting addons of a particular Segment

IMB is divided into 16 Segments having 641 memory

. The content of Segment Deg is Deg Base address D Codo Degment Register Cas) => holds the adder where excalable program I Data Segment Register (DS) > Holds where data is strong d 3] Extra Degment Register (ES) = is segments & also contain when is della a) Stack-Degment Ragistes (SS) => holds Black Segment of memory

J. Pointer 8 Index register

- · Physical address = Base adds + offsetadds

IP -> Instruction pointer -> store memory location of next instructions to bexent

BP -> Base pointer -> store 9/set of Fode Data

SP > Stock pointer > store all set of Stack Segment

· Index reg are use as general purposo reg as well as

SI -> Source Index -> Store all set of Source data DI -> Destination Index -> Store all set of debtinate duta

- · 5086 up show the result in Flag reg after aperation
- . 6 Status Flag and 3 control Flag

Set=1

Il Carry Flag > if carry set to I ar reset

reset = 0

2) Parity Flag > 1 = ever parity 0 = odd parity

- 3) Auxiliany Flag -> 1 = corny from lower to higen else O
- 4) Zero Flag. > if result = 0 set to I else set
- 1 Sign Flag > set it MSB is 1 else O
- 6] TropFlag > Sel if Single stepping else
- 7 Interoupt Flag > set if Encuble interrupt else reset
- 8] Direction Flug -> set if auto Decrement else AutoIncrement
- a] OverflowFlog > set if overflow occure albe reset.

