Assignment No. 04

Page No.:


Page No.:

VOUVA

1.	what is parallel processing? Explain the types of parallel
1	Orolland
	1 paxallel processing is a method in computing of
	two or more processors to handle separate north
	an overall task
	2. Breaking up different parts of a task among multiple
	processors will help reduce the amount of time to run
_	a program.
	3 Parallel processing is commonly used to perform complex
	tasks and computations.
	4. The crux of parallel processing are CPUs. Based on the
	number of instruction and data utreams that can be
	processed simultaneously, computing systems are classi-
	fied into four major categories.
	- make the second of the secon
	Flynn's classification -
J	1. single-instruction, single-data systems
	An SISD computing system is a uniprocessor machine
	which is capable of executing a single instruction, operation
	on a single data stream.
	All the instructions and data to be processed have
	to be stored in primary memory
	July De Creat a 19-14
	Instruction
	Pool IS DS
_	CU PU MU
	Data 1)SISD
	pool = proce5508
_	
_	
_	


2 single instauction multiple data systems -An SIMD system is a multiprocessor machine cape ble of executing the same instruction on all the CPUS but operating on different data streams Instruction Pool Data P&O(e550 & Processor Processor Processor SIMD 3 Multiple - instauction single data systems -An MISD computing system is a multiprocessor machine capable of executing different instructions on different PFs but all of them operating on the same do toset. Instruction POOL Data processor Pool processor MISD

4. multiple instruction multiple data systems
An MIMD system is a multiprocessor machine which is capable of executing multiple instructions on multiple data sets.



Each PE in the MIMD model has separate instruction and data istreams.

Unlike SIMD and MISD machines, PES in MIMD machines work asynchronously.



g.2. Explain the working of array processor with neat diagram.

1. A processor which is used to perform different computations. tations on a huge array of data is called an array

processor.

2. The other terms used for this processor are vector processors or multiprocessors.


3. The processor performs only single instruction at a time on an assay of data

4. An array processor includes a number of ALUS which allows all the gray elements to be processed togelher

5 Each ALU in the processor is provided with local memoxy which is known as processing element or PE.

6. The array processing architecture is known as a 2-dimensional array or matrix.

7. The architecture is implemented by the two-dimensional processor.




デュララ 料ツ	
Distan	KORA

- 03. With neat diagram explain the working of basic linear pipeline.
 - 1. In pipelining, we divide a task into set of subtasks
 - 2. The precedence relation of a set of subtasks (TI, T2, Tk} for a given task T implies that the same task Tj cannot start until some earlier task Ti finishes
 - 3. A pipeline can process successive subtasks if
 - · Subtasks have linear precedence order
 - · Each subtasks take nearly some time to complete
 - 4. Basic linear pipeline consists of cascade of processing stages.
 - · Stages: Pure combinational circuits performing arithmetic or logic operations over the data flowing through the pipe.

stages are separated by high speed interface · lotchesi was siene

· Latches: Fast registers holding intermediate results between stages.



SI.Szetc: Pipeline stages L: Latches

Basic linear pipeline: The flow of data in a linear pipeline having four stages for the evaluation of a function on five inputs is as shown below:

St IJ I2 I3 I4 I5 S3 IJ I2 I3 I4 I5 S2 IJ I2 I3 I4 I5 S1 IJ I2 I3 I4 I5 The vertical axis *epresents four stages The horizontal axis *epresents time in units of clack period of the pipeline k T = max { \tau_1 \} + t_1 = tm + t_1 I=1 Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k-stages, T- clock period, t1 - time delay of latch There are the performance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficienty There are three performance parameters of pipeline are present: 1. Speed-up Speed-up Speed-up Speed-up Speed-up Time taken for a given computation by a non-pipe- Speed-up Speed-up Speed-up Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5 Speedup = 5×4 = 20 = 2.5		M T W T F S S
S3		2 2 Young
S3		S4 . T1 T2 T3 T4 T5
S2 I3 I2 I3 I4 I5 S1 I3 I4 I5 1 2 3 4 5 6 7 8 Time. The vertical axis *epresents four stages The horizontal axis *epresents time in units of clack period of the pipeline. K T = max { Ti } + t1 = tm + t1 L=1 Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k - stages, T - clock period, t1 - time delay of latch Q4 what are the performance parameters of pipeline. S=4, n=5, calculate speedup, throughput, efficiency. There are three performance parameters of pipeline. are present: 1. speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speed-up = lined functional unit. Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take ki time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e. k=4 and n=5		
SI II 12 13 14 15 1 2 3 4 5 6 7 8 Time The vertical axis *ep*esents four stages The horizontal axis *ep*esents time in units of clack period of the pipeline k T = max { Ti } + t1 = tm + t1 I=1 Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k-stages, T-clock period, t1-time delay of latch Q.4. what axe the performance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficiency. There are three performance parameters of pipeline are present: 1. speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e. k=4 and n=5		
The vertical axis *ep*esents four stages The horizontal axis *ep*esents time in units of clack period of the pipeline k T = max { Ti } + t_1 = tm+t_1 Tp = kT + (n-1)T = [k+ (n-1)]T = [4+4]T = 8T K-stages , T- clock period , t_1-time delay of latch Q.4. what axe the performance parameters of pipeline S=4. n=5. calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT _ nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		
The horizontal axis xepxesents time in units of clack pexiod of the pipeline k T = max { Ti } + tj = tm + t1 i=1 Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k-stages, T-clock period, ti-time delay of latch Q.4. what axe the pexformance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. speed-up Speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kī time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		
The horizontal axis xepxesents time in units of clack pexiod of the pipeline k T = max { Ti } + tj = tm + t1 i=1 Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k-stages, T-clock period, ti-time delay of latch Q.4. what axe the pexformance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. speed-up Speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kī time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		· The vertical axis represents four stages
period of the pipeline k T = max { Ti } + t1 = tm + t1 i=1 Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k - stages, T - clock period, t1 - time delay of latch g.t. what are the performance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. speed-up Speed-up Speed-up Inned functional unit Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		· The horizontal axis represents time in units of class
T = max { Ti } + tj = tm + tl Tp = kT + (n-1)] T = [k + (n-1)] T = [4+4] T = 8T K-stages, T- clock period, ti - time delay of latch Q.4. what are the performance parameters of pipeline S=4, n=5, calculate speedup, throughput efficiency. There are three performance parameters of pipeline are present: 1. speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		period of the pipeline
Tp = kT + (n-1)] T = [k+ (n-1)] T = [4+4] T = 8T k-stages, T- clock period, t1-time delay of latch g.4. what are the performance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		k k
Tp = kT + (n-1)T = [k + (n-1)]T = [4+4]T = 8T k-stages, T-clock period, t1-time delay of latch Q.4. What are the performance parameters of pipeline S=4, n=5, calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. Speed-up Speed-up Speed-up Interest taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kT time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5	_	$T = \max \{ \tau_i \} + t_1 = t_m + t_1$
k-stages, T- clock period, ti-time delay of latch 9.4. what are the performance parameters of pipeline S=4. n=5. calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		
9.4. what are the performance parameters of pipeline S=4. n=5. calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. Speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take ki time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5	1	$1b = K_1 + (U-1)_1 = [K + (U-1)_1]_{L} = [4+4]_{L} = 8L$
9.4. what are the performance parameters of pipeline S=4. n=5. calculate speedup, throughput, efficiency There are three performance parameters of pipeline are present: 1. Speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take ki time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		K-stages, T- clock period, ti-time delay of latch
There are three performance parameters of pipeline are present: 1. Speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		
There are three performance parameters of pipeline are present: 1. Speed-up Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kī time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5	9.4.	What are the performance parameters of pineline
are present: 1. Speed-up . Speed-up is defined as Time taken for a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version . Assume a function of k stages of equal complexity which takes the same amount of time T. . Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		O-T- 11-7. COMMINTE ISBERDAND through I CC:
1. Speed-up Speed-up is defined as Time taken far a given computation by a non-pipe- speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		performance parameters of pineline
Time taken for a given computation by a non-pipe- speed-up = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kT time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		20 (3FI)L
Time taken for a given computation by a non-pipe- Speedup = lined functional unit Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T- Non-pipelined function will take ki time for one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e K=4 and n=5		
Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kT time for one input then speedup = nkT = nk (k+n-1)T = (k+n-1) For S=4 i.e K=4 and n=5		· Speed-up is defined as
Time taken for the same computation by a pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kT time for one input then speedup = nkT = nk (k+n-1)T = (k+n-1) For S=4 i.e K=4 and n=5		Time taken for a given computation by a pon-pine-
Pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T = (k+n-1) For S=4 i.e K=4 and n=5		
Pipelined version Assume a function of k stages of equal complexity which takes the same amount of time T. Non-pipelined function will take kI time for one input then speedup = nkT = nk (k+n-1)T = (k+n-1) For S=4 i.e K=4 and n=5		Time taken tox the same computation by a
Non-pipelined function will take kI time to a one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5	-	pipelined version
Non-pipelined function will take kI time to a one input then speedup = nkT = nk (k+n-1)T (k+n-1) For S=4 i.e k=4 and n=5		· Assume a function of k stages of equal complexity
then speedup = nkT = nk (k+n-1)T (k+n-1) For S= 4 i.e k=4 and n=5		Castes 116 201016 (110) O1104 * F 1.
For $S=4$ i.e $K=4$ and $n=5$	-	
108 S=4 Le K=4 and n=5		then speedup = nkT = nk
108 S=4 Le K=4 and n=5		(k+n-1)T $(k+n-1)$
$Speedup = \frac{5 \times 4}{(4+5-1)} = \frac{20}{8} = 2.5$		For S=4 i.e K=4 and n=5
(4+5-1) 8		Speedun = 5×4 - 20 25
		(4+5-1) 8

T_W

M	T	W	T	F	5 5
Page	No.:				AVUOY
Date:					10014

	2 Efficiency
	· Efficiency can be defined as
	Efficiency: Number of stage time units actually used during
	Computation
	Total number of stage time units available during
	that computation
	. It is an indicator of how efficiently the resources
	of the pipeline are used
	n karral and in the state of
1	Efficiency = nk k[k+(n-1)]
<u> </u>	The state of the s
<u>. </u>	For $k=4$ and $n=5$
3	Efficiency = 5×4 = 20 = $20 = 0.625$ 4[4+(5-1)] $4[4+4]$ 32
6	4[4+(5-1)] 4[4+4] 32
3	
	3. Throughput
A.	· It is the average number of results computed per
	unit time
	· Throughput = efficiency x Exequency
	n
7	Throughput = [K+D-J] T
H	FOX k = 4 and n = 5
	Throughput = $\frac{5}{[4+5-1]}$ = $\frac{5}{8}$ = 0.625 $\frac{1}{1}$
4	[4+5-]]7 81
9.	5. What is memory interleaving. Explain C-access memory
-	oxagnization
-	1. Memory interleaving is the technique used to increase
	the throughput.
	2. The coxe idea is to split the memory system into in- dependent banks, which can answer read or write
-1	dependent banks, which can answer read of with
	requests in parallel

- 3. It is done by interleaving the address space.
- 4 Consecutive cells in the address space are assigned to different memory banks
- 5 There are two types memory interleaving:
 - i. Low order interleaving

Low order interleaving upreads contiguous memory location across the modules hosizontally

ii. High order interleaving

High order interleaving uses the high order hits as the module address and the low order hits as the word address

C - access memory organization

- I It is simple to high ordered interleaving
- 2. Lower order bits select modules
- 3. Higher order hits select words
- 4 It allows concultent access
- 5. When a memory is N-way interleaved, we always find that N=2K.

For k=1, we have 2-way interleaving


For k=2, we have 4-way interleaving


For k=3, we have 8-way interleaving

For k=4. we have 16-way interleaving

- 6. In c-access memory organization, a main memory formed with m= 29 memory modules.
- 7. Each containing w= 20, words of memory cells.
- 8 a=low order bits, b= high order bits n= a+b (address length)

e.g. 8-way interleaved memory m=8, w=8, m=23, w=23: q=3,b=3





8.4	T	W	T	F	5 5
Page	No.				YOUVA
Date.					10014

pipelined by overlapping the execution of current instruction with the fetch, decode, and operand fetch of the subsequent instructions. · It is also called instruction look-ahead 3. Processor Pipelining . This refers to the processing of same data stream by a cascade of processors each of which processes -a specific task. · The data stream passes the first processor with results stored in a memory block which is also accessible by the second processor. · The second processor then passes the refined results to the third and so on mi Task 1 Proc 1 ma Task 2 Proc 2 M3 Proc3 m4 9.8. Explain the structure of associative processor memory.

1. The associate memory is organized in w words with b bits per word. 2- In wxb grray, each bit is called a cell 3. Each cell is made up of a flip-flop that contains some comparison logic gates for pattern match and read-

and the sa

						D	15		VC-74	
	4 A	_980	up of bit	(0113	of all the	100 × d3 0	t	the.	Sac	11
	P	ositi	ion in a u	pertic	al column	is calle	d_	bit.	elico enine	\
	C	15	shown in	figu	re.				THE.	1
	C	T	4 4	C						-
			• • 6		e • • • •	comb	rai	nd reg	ute?	1
	M	T		Mj						
	131		000			mazl	(10)	g regi	btrr	(
		111		Q · (bit slice)		-			
					DIL SHEE	T	/	<u> </u>		
			S.C. de se				die	11.		
			1 at					-		
			• • •		0 0 0 0			-		
							+	~		-
mord	5			-		w; (word	1	L:		
					V			1~-		1
			· h		:		•		:	
			9 4 10	e, ji		4-4-7			- i	-
				_	• -	1	•			Ī
		-		T 1 (1)						
		<u> </u>								
				>		J In	licat	80	Tempo	n
			m bit	3/600	rd				regist	3
			1 \(i \le n \) a							_
			· the	BIT (.e1)					_
J	5. Pec	niste	Y C							_
,	4	Con	on used 11	D 0.5	sociative m	remory	org	aniza	ations	
		COL	7	11111	L(0 - 1),50 d	to hald	LL	a ab	- Land	بدك
			pared	OFF	Deing sear	ched for	08	bein	_g_cor	E
	. [nasla	PHOPO	(1)	0					ز
		دا د د د	bit 3	1,000	: Used to	enable_	98	disa	ble_I	ثلا
	•]	ndi	cator (T)	05 1	Temporaru	(-)				بلني
			The same of the sa	NUP	וועטא טכנעודו	I I Day	1141	114		1

T	F	S	5
		vo	(1\V.E.)
			13.116
	T	TF	Y F S

Indicator register is used to hold the current match
patterns and temporary registers are used to hold
the previous match patterns.
6 Bit parallel organization
All words are used in parallel. All bit slices
which are not masked off by the masking pattern
7. Bit serial organization
when the associative memory organization adopts
bit serially then it is called bit serial organization
bit of it is the second of the
Ville W
Explain Flynn's classification multiplicity of instruction
Explain Flynns Classification - martipiteres or martipiteres
stream and data stream 1. Flynn's classification refers to a classification of pa-
1. Flynn's classification releas to a classification
tallel computer architectures.
2. Parallel computers can be classified by the concurrency
in processing requences data or instructions from the
perspective of an assembly language programmar:
3. Computers can be divided into the following major groups
according to Flynn's classification
i STSD : It depicts the structure of a single computer.
which includes a control unit, a memory unit and a
processor unit.
T5 P5
CU PU MU
ii. simp: It symbolises an organization with a large
number of processing units overseen by a central control
unit

