



Introduction: Counters

- Counters are circuits that cycle through a specified number of states.
- Two types of counters:
 - synchronous (parallel) counters
 - asynchronous (ripple) counters
- Ripple counters allow some flip-flop outputs to be used as a source of clock for other flip-flops.
- Synchronous counters apply the same clock to all flip-flops.

- Asynchronous counters: the flip-flops do not change states at exactly the same time as they do not have a common clock pulse.
- Also known as ripple counters, as the input clock pulse "ripples" through the counter – cumulative delay is a drawback.
- n flip-flops → a MOD (modulus) 2ⁿ counter. (Note: A MOD-x counter cycles through x states.)
- Output of the last flip-flop (MSB) divides the input clock frequency by the MOD number of the counter, hence a counter is also a frequency divider.

- Example: 2-bit ripple binary counter.
- Output of one flip-flop is connected to the clock input of the next more-significant flip-flop.







Timing diagram


$$00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \rightarrow 00 \dots$$

Example: 3-bit ripple binary counter.






Example: 4-bit ripple binary counter (negative-edge triggered).




- States may be skipped resulting in a truncated sequence.
- Technique: force counter to recycle before going through all of the states in the binary sequence.
- Example: Given the following circuit, determine the counting sequence (and hence the modulus no.)


All *J*, *K* inputs are 1 (HIGH).



Example (cont'd):

All *J*, *K* inputs are 1 (HIGH).







MOD-6 counter


produced by clearing (a MOD-8 binary counter) when count of six (110) occurs.

 Example (cont'd): Counting sequence of circuit (in CBA order).






- Decade counters (or BCD counters) are counters with 10 states (modulus-10) in their sequence. They are commonly used in daily life (e.g.: utility meters, odometers, etc.).
- Design an asynchronous decade counter.




Asynchronous decade/BCD counter (cont'd).




Asynchronous Down Counters

- So far we are dealing with up counters. Down counters, on the other hand, count downward from a maximum value to zero, and repeat.
- Example: A 3-bit binary (MOD-2³) down counter.




Asynchronous Down Counters

Example: A 3-bit binary (MOD-8) down counter.




- Synchronous (parallel) counters: the flip-flops are clocked at the same time by a common clock pulse.
- We can design these counters using the sequential logic design process.
- Example: 2-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J,K inputs).



Present state			ext ate	Flip-flop inputs		
A ₁	A_0	A_1^{\dagger}	A_1^+ A_0^+		TA_0	
0	0	0	1	0	1	
0	1	1	0	1	1	
1	0	1	1	0	1	
1	1	0	0	1	1	

 Example: 2-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J,K inputs).

	sent ate		ext ate	_	-flop uts
A ₁	A_0	A_1^+	A_0^+	TA ₁	TA ₀
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1




 Example: 3-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J, K inputs).

	Present <u>state</u>				Next state			ip-flo nputs	_	
		A ₁		$\overline{A_2}^+$	A_1^{\dagger}	A_0^+	TA ₂	-	TA ₀	
	0	0	0	0	0	1	0	0	1	_
	0	0	1	0	1	0	0	1	1	
	0	1	0	0	1	1	0	0	1	
	0	1	1	1	0	0	1	1	1	
	1	0	0	1	0	1	0	0	1	
	1	0	1	1	1	0	0	1	1	
	1	1	0	1	1	1	0	0	1	
	1	1	1	0	0	0	1	1	1	
			A ₁					<u> </u>		
4 ₂ {			1		4 ₂ {		1 1		A 2 -	1 1 1 1 1 1
		\widetilde{A}_0		_	(_		Ã ₀			A_0
	<i>TA</i> ₂ =		. A ₀			TA	$A_1 = A_0$			$TA_0 = 1$

Example: 4-bit synchronous binary counter.

$$TA_3 = A_2 \cdot A_1 \cdot A_0$$

 $TA_2 = A_1 \cdot A_0$
 $TA_1 = A_0$
 $TA_0 = 1$





Example: Synchronous decade/BCD counter.


Clock pulse	Q_3	Q_2	Q ₁	Q_0
Initially	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10 (recycle)	0	0	0	0

$$T_0 = 1$$
 $T_1 = Q_3'.Q_0$
 $T_2 = Q_1.Q_0$
 $T_3 = Q_2.Q_1.Q_0 + Q_3.Q_0$

 Example: Synchronous decade/BCD counter (cont'd).

$$T_0 = 1$$

 $T_1 = Q_3'.Q_0$
 $T_2 = Q_1.Q_0$
 $T_3 = Q_2.Q_1.Q_0 + Q_3.Q_0$



Up/Down Synchronous Counters

- Up/down synchronous counter: a bidirectional counter that is capable of counting either up or down.
- An input (control) line *Up/Down* (or simply *Up*) specifies the direction of counting.
 - ❖ $Up/Down = 1 \rightarrow Count upward$
 - ❖ $Up/\overline{Down} = 0$ → Count downward

Up/Down Synchronous Counters

Example: A 3-bit up/down synchronous binary counter.

Clock pulse	Up	Q_2	Q_1	Q_0	Down
0	广	0	0	0	▼, □
1		0	0	1	₹
2		0	1	0	₹
3		0	1	1	√ 5
4		1	0	0	√ 5
5		1	0	1	√
6		1	1	0	_
7		1	1	1	24

$$TQ_0 = 1$$

 $TQ_1 = (Q_0.Up) + (Q_0'.Up')$
 $TQ_2 = (Q_0.Q_1.Up) + (Q_0'.Q_1'.Up')$


Up counter Down counter
$$TQ_0 = 1$$
 $TQ_0 = 1$ $TQ_1 = Q_0$ $TQ_1 = Q_0$, $TQ_2 = Q_0$, Q_1 $TQ_2 = Q_0$, Q_1

Up/Down Synchronous Counters

Example: A 3-bit up/down synchronous binary counter (cont'd).


$$TQ_0 = 1$$

 $TQ_1 = (Q_0.Up) + (Q_0'.Up')$
 $TQ_2 = (Q_0.Q_1.Up) + (Q_0'.Q_1'.Up')$



Designing Synchronous Counters


Example: A 3-bit Gray code counter (using JK flip-flops).





	rese			Next		Flip-flop inputs					
	<u>state</u>	<u>; </u>		<u>state</u>				<u> </u>	uts		
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	JQ ₂	KQ ₂	JQ ₁	KQ ₁	JQ_0	KQ_0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	1	0	X	1	X	X	0
0	1	0	1	1	0	1	X	X	0	0	X
0	1	1	0	1	0	0	X	X	0	X	1
1	0	0	0	0	0	X	1	0	X	0	X
1	0	1	1	0	0	X	0	0	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	1	0	1	X	0	X	1	X	0


Designing Synchronous Counters


3-bit Gray code counter: flip-flop inputs.


















Designing Synchronous Counters

3-bit Gray code counter: logic diagram.

$$JQ_2 = Q_1.Q_0'$$
 $JQ_1 = Q_2'.Q_0$ $JQ_0 = (Q_2 \oplus Q_1)'$
 $KQ_2 = Q_1'.Q_0'$ $KQ_1 = Q_2.Q_0$ $KQ_0 = Q_2 \oplus Q_1$



Decoding A Counter

- Decoding a counter involves determining which state in the sequence the counter is in.
- Differentiate between active-HIGH and active-LOW decoding.
- Active-HIGH decoding: output HIGH if the counter is in the state concerned.
- Active-LOW decoding: output LOW if the counter is in the state concerned.

Introduction: Registers

- An n-bit register has a group of n flip-flops and some logic gates and is capable of storing n bits of information.
- The flip-flops store the information while the gates control when and how new information is transferred into the register.
- Some functions of register:
 - retrieve data from register
 - store/load new data into register (serial or parallel)
 - shift the data within register (left or right)

Introduction: Registers




Ring Counters


- One flip-flop (stage) for each state in the sequence.
- The output of the last stage is connected to the D input of the first stage.
- An *n*-bit ring counter cycles through *n* states.
- No decoding gates are required, as there is an output that corresponds to every state the counter is in.

Ring Counters

Example: A 6-bit (MOD-6) ring counter.



Clock	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5
→ 0	1	0	0	0	0	0
1	0	1	0	0	0	0
2	0	0	1	0	0	0
3	0	0	0	1	0	0
4	0	0	0	0	1	0
<u>5</u>	0	0	0	0	0	1_




Johnson Counters

- The complement of the output of the last stage is connected back to the D input of the first stage.
- Also called the twisted-ring counter.
- Require fewer flip-flops than ring counters but more flip-flops than binary counters.
- An n-bit Johnson counter cycles through 2n states.
- Require more decoding circuitry than ring counter but less than binary counters.

Johnson Counters

Example: A 4-bit (MOD-8) Johnson counter.



Clock	Q_0	Q_1	Q_2	Q_3
→ 0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
└ 7	0	0	0	1

