


+ ABC

# Multiplexes:

Input output

- · A multiplexer is a combinational circuit that has 2" input lines and a single output line
- · A multiplexer is an electronic circuit switch that connects 1 out of 'n' inputs to an output.
  - · It is functionally complete i.e. all Boolean functions can be realized using one multiplexer without any other gates.



# Implementation of Jun using Mux.

51 50

B


	c - 1	ABC + ABC + ABC
10071	C - 12 4x1	11 12.
01 12	C — 14	
1011		

1 1 25




# De multiplexer. 201. 1:20. 1×4 0P,
1°, 2° 0P2 SI 04 OP, OP, OP, OP, 7 0 0 1 0 0 0 0 1 6 0 0 0 1 Multiplexer -> Sender's side Demultiplexer -> Receiver's side. Receiver. Sunder Decoders: # Decoder is a multi-input, multi-output logic circuit which decodes n inputs into 2n possible outputs. inpuls { Decoder. } 200 outpuls

Wher E: Enable < E: 0 Decoder en disables
E: 1 Decoder es enabled




and the same of	A CONTRACT OF THE PROPERTY OF				and the second of the second o
-	Charact	erstic Tal	ple For	SR F	Tip-Flop
	(2)	(1)	and the second section of the second section is a second section of the second section of the second section of	(a)	
	S	Recorded to the second		Qn	4)
	0	0		0	
	0		1	3	
	0	1	Ö	(	
	0	<b>1</b>	1	,	
	1	O	O		1
	1	0	. 1		1
	1	1.	0		<b>X</b>
	1	1	alex 1	33/2	х.
			i		
	Facito	tion Tab	le for	SR:	
	( xcrio		10000		
	Q	Snel	S	R	
	0	0		X	
	1	1	X	, O .	
	1	, 0	0	1	
	0	1	1	()	
	U				
		. '			
		El. []			
2]	J-K	Flip Flop.	. C\ -	1. 1	alala is assard salara
	21	SR FI	ip-tlop	invaid	state is present when
	both	inpul are	e one.	70 a	void this I-k Flip
	Flop	is used.	. JK FI	ip - Flor	p is refinement of
7		ip-Flop.		enemating on extensive translational about the light of the trapper or consist all incorrects	
1					



7	k C	8 (N+1)	
0	0	9 (N)	Hold
0	11.300	6 work	set to 1
1	0	1	Reset to O.
1	1	(Sn	toggle

Characteristic	Table Fo	1 3 J-K	Flip Flop	
(n	Т	k	Qn+1	
<u> </u>	0	0	0	
0	1	D	1	
0	0	1. 1.	0	
0	1	1.	1	1
1	0 0		61	·
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	0	. 1	4, 1
1	0	14.	0	






0

1

2] Edge trigger 3] Mouter Slave Flip-Flop.

## # D Flip. Flop: (Dado Flip. Flop).




Truth Table: CLK Qn41 b 0

> Xallah. an 1 0

Characteristic stable: Excitation Table: Qn D On+1 Qn Qnt1 D 0 0 0 0 0 0 0 1 0 1 1 0 0 0

1





# Master-Slave Flip Flop.


The master-slave Flip-Flops is basically a combination of two Jk Flip-Flops connected together in a series configuration. Out of these, one act as et the 'master' and other as a "slave". The output from the master flip-flop is connected to the two inputs of the slave flip flop whose output is feel back to input of the masters flip flop.

In addition to these two flip-flops, the circuit

In addition to these two flip-flops, the circuit also includes an inverter. The inverter is connected to clock pulse in such a way that the inverted clock pulse

is given to the slave flip flop. In other words, if cp=0 for a master flip-flop, then cp=1 for a slave

flip-flop and vice versa.



Timing Diagram For a mouter Flip flop.

8m \_\_\_\_\_

5.

CLK