


* Multiplexer:

$2^n:1$
Input Output

- A multiplexer is a combinational circuit that has 2^n input lines and a single output line.
- A multiplexer is an electronic ~~circuit~~ switch that connects 1 out of 'n' inputs to an output.
- It is functionally complete i.e. all Boolean functions can be realized using one multiplexer without any other gates.




0	0	11
0	1	12
1	0	13
1	1	14

$$\bar{S}_1 \bar{S}_0 I_1 + \bar{S}_1 S_0 I_2 + S_1 \bar{S}_0 I_3 + S_1 S_0 I_4$$

Implementation of $f(n)$ using MUX.


Q) $f(A,B,C) = \Sigma(1,2,5,7)$




$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

001	010	101	111
11	12	13	


00	11
01	12
10	13
11	14



Demultiplexer $2^n:1$ $1:2^n$




Multiplexer \Rightarrow Sender's side
Demultiplexer \Rightarrow Receiver's side.



Decoders:

Decoder is a multi-input, multi-output logic circuit which decodes n inputs into 2^n possible outputs.




When E : Enable < 0 Decoder is disabled
 E : 1 Decoder is enabled.

Flip Flop :

- Flip Flop is a binary cell capable of storing one bit of data.
- Flip Flop is a sequential circuit.
(Output = present input + past output)

① S-R Flip-Flop:

The SET - RESET Flip Flop is designed with the help of two NOR gates and also two NAND gates. These Flip Flops are also called S-R Latch.



It is a Fundamental Flip-Flop.

R	S	Q	\bar{Q}
0	1	1	0
1	0	0	1
1	1	Invalid	1
0	0	Q	

→ Last state (Not Valid)
→ Forbidden state
Racing condition

Characteristic Table For SR Flip-Flop


S	R	Q	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	0 1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x

Excitation Table For SR :

Q	Q_{n+1}	S	R
0	0	0	x
1	1	x	0
1	0	0	1
0	1	1	0

2] J-k Flip Flop.

In SR Flip-Flop invalid state is present when both input are one. To avoid this J-K Flip Flop is used. JK Flip-Flop is refinement of SR Flip-Flop.



Logic Diagram

J	K	$Q_{(N+1)}$	
0	0	$Q_{(N)}$	Hold
0	1	0	set to 1
1	0	1	Reset to 0
1	1	\bar{Q}_n	toggle


characterstic Table For ~~SR~~ J-K Flip Flop.

Q	J	k	Q_{n+1}
0	0	0	0
0	1	0	1
0	0	1	0
0	1	1	1
1	0	0	0
1	1	0	1
1	0	1	0
1	1	1	$Q = \bar{Q}$

Excitation table:

Q	Q _{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

* Race Around condition:
When $J=1$ and $K=1$, at that time there is possibility of race around condition.



For J-K Flip Flop, if $J=K=1$, and if $clk=1$ for a long period of time, then Q output will toggle as long as CLK is high, which makes the output of the flip unstable or uncertain. This problem is called ~~can be avoided~~ as 'Race Around condition'.



Solⁿ:

- i) $\tau' > \tau/2$ (Propagation delay greater than $\tau/2$) then we can avoid race around condition. which is practically not possible.

2] Edge trigger

3] Master slave Flip-Flop.

D Flip-Flop: (Data Flip-Flop).



Truth Table:

CLK	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1



Characteristic table:

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Excitation Table:

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

. T Flip-Flop (Toggle Flip-Flop)



Truth Table:

T	clk	Q_{n+1}
0	x	Q_n
1	0	Q_n
1	1	\bar{Q}_n

Characteristic Table:

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


Excitation Table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Master-Slave Flip Flop.

The master-slave Flip-Flop is basically a combination of two JK Flip-Flops connected together in a series configuration. out of these, one act as the 'master' and other as a "slave". The output from the master flip-flop is connected to the two inputs of the slave flip flop whose output is fed back to input of the masters flip flop.

In addition to these two flip-flops, the circuit also includes an inverter. The inverter is connected to clock pulse in such a way that the inverted clock pulse is given to the slave flip flop. In other words, if $CP=0$ for a master flip-flop, then $CP=1$ for a slave flip-flop and vice versa.



Timing Diagram For a master Flip flop.

