

8086 Microprocessor & Assembly lang★ Architecture of 8086


- 16 bit Microprocessor .
- 20 address lines & 16 datalines .
- has a storage upto 1 MB (memory)
- 8086 has two main blocks:-

① Bus Interface Unit (BIU):-

Bus Interface Unit performs all operation related to System bus (address bus, data bus, control bus) like instruction fetching, reading and writing operands and calculating the address of memory operands.

② Execution Unit (EU):-

Execution Unit executes instructions from the inst^r system byte queue.



- Both units operate asynchronously & give 8086 an overlapping instruction fetch and execution mechanism which is called PIPELINING.
- Fetching the next instruction while the current instruction executes is called pipelining.

A] Bus Interface Unit (BIU) :-

- Provides 16 bit data bus & 20 bit address bus.
- responsible for all external bus operations like
 - ① Instruction fetch
 - ② Instruction queuing
 - ③ Operand fetch & storage
 - ④ Address relocation
 - ⑤ Bus Control.
- BIU uses a mechanism known as instruction stream queue to implement pipeline architecture.
- This queue permits prefetch of upto six bytes of instruction code.
- These inst^s are held in it's FIFO queue.
- with it's 16 bit data bus, the BIU fetches 2 inst^s bytes in a single memory cycle.
- after a byte is loaded at the I/O end of the queue, it automatically shifts up.
- EU access the queue from the O/P end i.e reads one instruction byte after the other from the output of the queue.
- Intervals of no bus activity, which may occur between bus cycles are known as IDLE State.
- if the BIU is already in the process of fetching an instruction when the EU requests it to read or write operands from memory or I/O, the BIU first complete the inst^s fetch, before read or write.

- BIU contains an address adder which is used to generate ~~20~~ 20 bit physical address that is o/p on the address bus.
- This address is formed by adding an appended 16 bit segment address & 16 bit offset address.
- BIU is also responsible for generating control signals like memory read/write, I/O read/write.

B] Execution Unit

- responsible for decoding & executing all instructions.
- EU extracts inst from the top of the queue, decodes them, generates operands, passes them to BIU and request it to perform read or write operation & perform operation specified by instⁿ.
- EU tests the status & control flags and updates them based on the results.
- queue is empty, EU waits for next instⁿ byte to be fetched & shifted to top of the queue.
- when EU executes branch or jump instⁿ it transfers control to a location, corresponding to another set of sequential instⁿ.
- BIU automatically resets the queue & then begins to fetch the instⁿ from this new location.

* Registers of 8086

(4)

- 8086 up has 16 bit general purpose & special purpose register.

The registers are as follows -

1] General Data Registers

2] Segment Registers

3] Pointers & Index Registers

4] Flag Register

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

general purpose reg

CS
SS
DS
ES

segment reg

FLAGS/ PSW

Flag reg

SP
BP
SI
DI
IP

Pointer & Index reg.

A] General Data Registers

- These registers can be used as either 8-bit reg or 16 bit reg.
- They may be either used for holding data, variables & intermediate results temporarily
- and storing offset address for some particular addressing mode etc.

AX - AH & AL → Accumulator

BX - BH & BL → offset storage

CX - CH & CL → counter reg

DX - DH & DL → Destination operand

B] Segment Registers

- Segment registers are used to store 16 bit of starting address of a particular segment.
- 1 MB is divided into 16 segments having 64K memory
- The content of segment reg is seg base address

- 1] Code Segment Register (CS) → holds the address where executable program
- 2] Data Segment Register (DS) → holds where data is stored
- 3] Extra Segment Register (ES) → is segments & also contain where is data
- 4] Stack Segment Register (SS) → holds stack segment of memory

Q. Pointer & Index register

- Pointer contain offsets
- Physical address = Base add + offset add

IP → Instruction pointer → store memory location of next instructions to be executed

BP → Base pointer → store offset of code Data

SP → Stack pointer → store offset of Stack Segment

- Index reg are use as general purpose reg as well as offset store

SI → Source Index → store offset of source data

DI → Destination Index → store offset of destination data

Q. FLAG Register

- 8086 up show the result in Flag reg after operation
- 6 Status Flag and 3 Control Flag

1) Carry Flag → if carry set to 1 or reset

Set = 1
reset = 0

2) Parity Flag → 1 = even parity 0 = odd parity

3) Auxiliary Flag → 1 = carry from lower to higher else 0

4) Zero Flag → if result = 0 set to 1 else set to 0

5) Sign Flag → set if MSB is 1 else 0

6) Trap Flag → set if single stepping else 0

7) Interrupt Flag → set if Enable interrupt else reset

8) Direction Flag → set if auto Decrement else Auto Increment

9) Overflow Flag → set if overflow occur else reset

