2/01/2	
朱	The 8085-MPU
-	2 - DIT GENERAL CUITAGES MISSES
	mi) 8085 This 5 indicates +5 V somer supply
	ii) 8085 This 5 indicates +5 V power supply. ii) 8-bit data bus 28 = 2561 bits.
	9 = 1655.36 bits - 64KD
-	TO THE TEAM OF THE PROPERTY OF
1	The state of the s
	Arithematic & logic unit (ALU)
	ions such as addition, subtraction, AND, OR
	etc.
	i) It uses data from memory & from accumulato
	ii) The result of operations are istored in the
	accumulator 974/209 3
	Correct to 3
غا	Accumulator svitopade (tas) 12 2 men
	i) 8-bit register within, - (train) o.
	ii) 'A' -> Accumulatorra - (tos) 1=9 0
7	iii) store the result of operations
2 1	Registers: Office (topy) 10=
2)	De registers one accumulator, one flag
	ii) B, C, D, E, E EH, L -> 8 bit registers.
50	transport to a strong of the s
	B c. phro
	D E
	(923) rstaning street within mirron execution
	iii) 3 register pains :- B+C, D+E, H-L +0
(39)	Handle: 16-bit data.
THE RESERVE THE PARTY OF THE PA	

in) The programmer uses these registers
to store or copy data into register by
using data copy instructions.

Flag registers: (8 bit register)

i) 5 Flip/flops

ii) flags one set or reset after an operation according to data condition of the result in the accumulat-D7 D6 D5 D4 D3 D5 D1 1D0 1 17 1

O sign flag (s) with the state of the

(ac): 4 parity (P)

@ P=1 (set) -) even not ofil's

=0 (reset) - odd no. of 1's

@ z=1 (set) - result=0 =0 (reset) -> result \$0 : or bin the

1 AC=1 (set) -> Ds generates a carry

it is used internally for BCD operations

© cy=1 (set) → an arithematic op generates a carry.

· TiDo 16-bit registers Stack pointer (SP)

Program counter (PC)

5 Program counter:

i) deals with sequencing in the execution of instructions.

ii) memory register

iii) MP uses this register to hold the address of the next instruction.

in PC points to the memory location from which

the next bute is to be fetched: " Dulhen a byte is fetched, the program counter

is automatically incremented by one to point to the next memory location

6] Stack pointer:

i) 16 bit memory register
ii) It points to a memory location in RIW
memory called stack
iii) The beginning - Wan array of memory locations
of the stack is defined by loading 16-bit
address in the stack pointer

7 Instruction Register/ Decoder: i) 8-bit register that temporarily stores the current instruction of a program.


i) Decoder decodes or interprets the instruction iii) Decoded instruction is then passed to the next

8 Control unit: - rapis entate has letter il Generates signals on idata bus, iddress bus, and control bus within microprocessor to carry out the instruction which has been

decoded.

8.1)	Data bus: - Carries data in binary form
1.	between microprocessor slother external units.
	units.
	It is used to transmit data, result of
46 70	arithematic and logic operations.
	8-bit data bas miturtodi hon
	a Bidirectional man sit of string 29 (4)
	Do-Dynotal and at a food board ante
8.2)	Address bus! - It carries addresses of the
	memory locations or other devices
	16-bit noite so Appraisant trans ant of
	unidirectional
	A0-A7 : XA8+A15/10/2010
	Lower order sateiner undligher order
	Address busi
	memory called stade +
locatio	to multiplexed without painting and the data busica and the data busica and the data busical
tid-2	Marate Dos (Dos Da)
	ADAD, satisfied alle ai seartho
	7106 7109
8-3)	Control bus into provides lines which have
He	specific functions fort coordinating and controlling microprocessor operations
	controlling microprocessor operations
doite	i) Corrier control signals spartly runidirectional
ton's	3 partly directional involved la sa (iii
	40015
9)	Control and status signal
①	ALE (output) Address Tatch enabled
John Story	ALE (output) Address Tatch enabled. It is a pulse provided when an address
11990	appears on ADO-AD, lines!
	appears on ADO-AD7 lines! ALE = 1 -> Address ALE = 0 -> data
	ALE = 0 -> data

. 3011	* 1/6 read dota/instru Prom 1/0 te
2	'RD (Gactive low) - of the
	4 signal = 0 - active - performs read opera,
	y =1 - 1 - inactive.
	13 The read signal indicates that data are
	being read from the selected I/o or
	memory device 3 that they are available on the
	data bys.
3	WR (active low signal):- The write signal
	indicates That data on the data bus
	are to be written into a selected memory
	or 1/0 location.
4	TO/M:- Input-Output Memory (Active) (Active) signal. (High Low)
	(Active) (Active) signal.
	High Low
	when Io/M = 0 -> memory operation
(3)	Status signal: 5, 350
7	S, So States of MP
	0 0 Halt
	0 1 Write
	1 0 Read
	1 1 Fetch
172 2 73	



A CONTRACTOR OF THE PARTY OF TH			AND THE REAL PROPERTY.							
*	* Pin diagram of 8085									
	×	1	40.	Vcc						
	X2_	_9_	39 -	HOLD						
	RESET OUT	- 3	<u>38</u>	HLDA						
	SOD	_4	37 -	clk(out)						
	SID	-5	36	RESET IN						
	TRAP	-6	35	READY						
	RST 7.5			120/19						
	RST 6.5	10	33	S _i						
	RST 5.5	170 cro pro-	32	RD						
	INTR	1 - 0000	31 -	WR.						
	INTA	_11	30	ALE						
	ADo	-12		5.						
	AD,	-13		AIS						
	A D ₂	-14		AIH						
	A D ₃	-15		AIS						
	40	-16	25							
	00	-17		An						
	00	-18		A10						
	40	-19		Ag						
	^	20								
	33	25		Ag						
AND DESCRIPTION OF THE PERSON	The second secon									