
Asynchronous Integrated Circuits
An Introduction



Xavier Lesage

Friday 19th December, 2025

b
UNIVERSITÄT
BERN

Part I - INTEGRATED CIRCUITS

GUT meeting 06/01/2026

INTEGRATED CIRCUITS


1. Abstractions
   - Layers
   - Combinational Logic
2. Design Families
3. Design Flow

ASYNCHRONOUS CIRCUITS

4. Linear pipeline or digital Fordism
5. Clock-driven
6. Event-driven
7. Bundled-Data

Layers

Abstractions



System on Chip, IPs, Memories, IOs

Pipeline, Algorithm

Functionnal blocs, Procedures

Logic gates, Flip-Flops, Latches, Standard Cells

Mask


$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \quad (1)$$


$$S = A \oplus B \oplus C_{in} \quad (2)$$

$$C_{out} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in} \quad (3)$$


$$C_{out} = AB + C_{in}(A \oplus B) \quad (4)$$

Input			Output	
A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



A
B
C_{in}
S
C_{out}




Inverter gate CMOS



NAND gate CMOS



NOR gate CMOS


Vdd
Vss
A
B
Z
Metal
Gate (polysilicon)
P diffusion
N diffusion

INTEGRATED CIRCUITS

1 Abstractions

2 Design Families
- Overview
- Central Processing Unit
- Graphical Processing Unit
- Field-Programmable Gate Array [7]
- System on Chip

3 Design Flow

ASYNCHRONOUS CIRCUITS

4 Linear pipeline or digital Fordism

5 Clock-driven

6 Event-driven

7 Bundled-Data




Figure: Performance vs Flexibility [1]

- Instruction Set Architecture
- Single Instruction Single Data (SISD)
- Executes a program




Figure: Program [2]




Figure: Von Neumann Architecture [3]




Figure: Harvard Architecture [4]

- IF: Instruction Fetch
- ID: Instruction Decode
- EX: Execute
- MEM: Memory access
- WB: WriteBack




Figure: Five stage pipeline [5]

- Single Instruction Multiple Data (SIMD)
- Vector operations
  - scalar multiplication $a\vec{v}$






Figure: [6]

Multiply ACcumulation (MAC) operation in dot product $\vec{a} \cdot \vec{b}$

Serial:





Parallel:



Comparison

- Size
- Power consumption
- Latency


I/O Blocks
CLB
Programmable
Interconnects


CLB
A
B
C
D
LUT
MUX
O/P
D-type
Flip Flop
Rst
Clk
FPGA Logic Block



CPU
Memories
Power
Timers
Performance Bus
Peripheral Bus
Data Input
Processing IP
Debug
GPIO
I2C, SPI, UART

Table of contents


Design Flow

INTEGRATED CIRCUITS

1. Abstractions
2. Design Families
3. Design Flow
   - Successive Refinement
   - Verification & Validation

ASYNCHRONOUS CIRCUITS

4. Linear pipeline or digital Fordism
5. Clock-driven
6. Event-driven
7. Bundled-Data



Three perspectives:

- Behavioral
- Structural
- Physical/Geometry

Logical synthesis : from behavioral to structural

Physical synthesis / Layout : from structural to physical

High Level Synthesis

- From system level description
- Produces a Finite State Machine (FSM) (RTL level description)
- Followed by logical synthesis

Logical synthesis

- Takes a RTL description & technology node
- Builds a abstract representation of the logic and maps it to standard cell
- Produces a netlist / gate-level circuit

Steps

- Partitioning
- Floorplanning
- Placement
- Global routing
- Detailed routing




Figure: Chip layout [8]

Verification

- Functionnal Simulation
  - Behavioral
  - Gate-level (Timed)
  - Analog
- Formal Verification

Validation

- FPGA (Behavioral)
- Static Timing Analysis and Timing Closure




Figure: Simulated Testbench




Figure: Hardware in the loop

Summary

- The IC design flow consist of successive refinement accross abstraction layers
- Trade-offs : Flexibility vs Performance, Serial vs Parallel, etc.
- CPUs and GPUs are instruction set architectures that execute programs
- System on chip are composed of multiple subsystems (IPs)
- FPGA are a good platform to prototype hardware designs

Part II - ASYNCHRONOUS CIRCUITS

GUT meeting 13/01/2026

INTEGRATED CIRCUITS

1 Abstractions

2 Design Families

3 Design Flow

ASYNCHRONOUS CIRCUITS

4 Linear pipeline or digital Fordism
- Concepts


5 Clock-driven

6 Event-driven

7 Bundled-Data

Assembly Line

Linear pipeline or digital Fordism




Combinational Logic

- Time-independent
- Output function of the present input

Registers

- Sequential logic
- Flip-Flop, Latch




Latency

- Time from input to output


Throughput

- Number of data per time




Concurrency

- Multiple stages at the same time



Parallelism

- Multiple branch at the same time



INTEGRATED CIRCUITS

1 Abstractions

2 Design Families

3 Design Flow


ASYNCHRONOUS CIRCUITS

4 Linear pipeline or digital Fordism


5 Clock-driven
- Timing Constraints
- Drawbacks

6 Event-driven


7 Bundled-Data



clock
Data path
Comb1
Reg1
Comb2
Reg2


Critical Path



Timing of combinational logic









Constraints for all stages


- Setup: Slack $S \geq 0$
- Hold: Memorization time H


clock
Reg
Reg
Reg
Reg
Reg
Reg
Reg
Reg

Globally Asynchronous Locally Synchronous



Clock Domain Crossing




Problematic


The delay of a cell is mainly influenced by three factors :


- Process variation
- Supply voltage
- Operating temperature

Solution :

- Study the circuit at different corners







INTEGRATED CIRCUITS

1 Abstractions

2 Design Families

3 Design Flow

ASYNCHRONOUS CIRCUITS

4 Linear pipeline or digital Fordism

5 Clock-driven

6 Event-driven
- [TODO] Communication
- Transactions at the gate level
- Formalism

7 Bundled-Data

Local Synchronization

Event-driven - [TODO] Communication

Communication Channels

Event-driven - [TODO] Communication

Handshakes

Event-driven - [TODO] Communication

Delay Insensitive Circuits

Event-driven - Transactions at the gate level

State-Holding gates

Event-driven - Transactions at the gate level

Signal Transition Graph

Event-driven - Formalism

INTEGRATED CIRCUITS

1 Abstractions

2 Design Families

3 Design Flow

ASYNCHRONOUS CIRCUITS

4 Linear pipeline or digital Fordism

5 Clock-driven

6 Event-driven

7 Bundled-Data
- Timing Constraints

Transaction at the pipeline level

Bundled-Data -

Setup & Hold

Bundled-Data - Timing Constraints

Local Clock Sets

Bundled-Data - Timing Constraints

Summary

Table of contents

8 References

9 Oligopoly problem in VLSI

10 Metastability & Arbiters

11 Properties of Petri Nets & STG

12 Families of Bundled-Data circuits

References I

[1] R. Molanes, K. Amarasinghe, J. Rodriguez-Andina, and M. Manic, "Deep learning and reconfigurable platforms in the internet of things: Challenges and opportunities in algorithms and hardware," *IEEE Industrial Electronics Magazine*, vol. 12, pp. 36–49, Jun. 2018. DOI: 10.1109/MIE.2018.2824843

[2] *What is program counter? — Definition from TechTarget*, en. Accessed: Dec. 15, 2025. [Online]. Available: https://www.techtarget.com/whatis/definition/program-counter

[3] *Von Neumann architecture*, en, Page Version ID: 1326103150, Dec. 2025. Accessed: Dec. 15, 2025. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Von_Neumann_architecture&oldid=1326103150

[4] *Harvard architecture*, en, Page Version ID: 1327262885, Dec. 2025. Accessed: Dec. 15, 2025. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Harvard_architecture&oldid=1327262885

[5] *Classic RISC pipeline*, en, Page Version ID: 1325823718, Dec. 2025. Accessed: Dec. 15, 2025. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Classic_RISC_pipeline&oldid=1325823718

[6] *SIMD Parallelism - Algorithmica*, Accessed: Dec. 15, 2025. [Online]. Available: https://en.algorithmica.org/hpc/simd/

[7] *What is FPGA (Field Programmable Gate Array)? How does it work?* en, Mar. 2024. Accessed: Dec. 15, 2025. [Online]. Available: https://premioinc.com/blogs/blog/what-is-fpga-field-programmable-gate-array-how-does-it-work

[8] *Coriolis VLSI CAD Tools*, Accessed: Dec. 16, 2025. [Online]. Available: https://coriolis.lip6.fr/

[9] K. Sharma, *PVT (Process, Voltage, Temperature)*, Accessed: Dec. 19, 2025. [Online]. Available: https://www.physicaldesign4u.com/2020/07/pvt-process-voltage-temperature.html

[10] *Top 10 Semiconductor Foundries [2025]*, Accessed: Dec. 18, 2025. [Online]. Available: https://averroes.ai/blog/top-10-semiconductor-foundries

[11] T. Ajayi et al., "Openroad: Toward a self-driving, open-source digital layout implementation tool chain," *Proc. GOMACTECH*, pp. 1105–1110, 2019.

[12] *European Chips Act — Shaping Europe's digital future*, en, Dec. 2025. Accessed: Dec. 19, 2025. [Online]. Available: https://digital-strategy.ec.europa.eu/en/policies/european-chips-act

Table of contents

8 References

9 Oligopoly problem in VLSI

10 Metastability & Arbiters

11 Properties of Petri Nets & STG

12 Families of Bundled-Data circuits

Electronic Design Automation tools

- Synopsys (Fusion Design Platform)
- Cadence (Virtuoso and Spectre)
- Siemes (aka Mentor Graphics)

Foundries [10] & Process Design Kit

- Asia :
  - TSMC (1)
  - Samsung (2)
  - UMC (5)
  - SMIC (6)
- USA :
  - Intel (3)
  - Global Foundries (4)
  - Texas Instruments (7)
- Europe :
  - Infineon (8)
  - NXP (9)
  - STMicroelectronics (10)

"The OpenROAD flow delivers an Autonomous, No-Human-In-Loop (NHIL) flow, 24 hour turnaround from RTL-GDSII for rapid design exploration and physical design implementation."

Tools

- Yosys ABC
- OpenSTA
- TritonRoute

Process Design Kit

- Google Skywater 130nm
- Global Foundries 180nm

CHIPS [12]

Oligopoly problem in VLSI

Tools

- Alliance/Coriolis [8]

Process Design Kit

- IHP Open130-G2

Table of contents

8 References

9 Oligopoly problem in VLSI

10 Metastability & Arbiters

11 Properties of Petri Nets & STG

12 Families of Bundled-Data circuits

Metastability in Arbiters

Metastability & Arbiters

Table of contents

8 References

9 Oligopoly problem in VLSI

10 Metastability & Arbiters

11 Properties of Petri Nets & STG

12 Families of Bundled-Data circuits

Table of contents

8 References

9 Oligopoly problem in VLSI

10 Metastability & Arbiters

11 Properties of Petri Nets & STG

12 Families of Bundled-Data circuits

Occupancy & Static Spread

Families of Bundled-Data circuits

Capture

Families of Bundled-Data circuits

Latched Controller

Families of Bundled-Data circuits