

The final instruction pass through the RW stage is 6.

Processor A -	data interlocks										
	1	2	3	4	5	6	7	8	9	10	-> clock cycles
IF	[1]	[2]	[2]	[3]	[3]	[3]					0
OF		[1]	[2]	[2]	[2]	[2]	[3]				
Stage EX			[1]		•		[2]	[3]			
To [ma]				[1]	•			[2]	[3]		
RW					[1]				[2]	[3]	

The final instruction pass through the kw stage is 10.

Processor B -			data interlocks and value forwarding.							
_		1	2	3	24	5	6	7	8	-> clock cycles
	IF	[1]	[2]	[3]					·	Cycles
-	OF		[1]	[2]	[3]					
stages	EX			[1]	[2]	[3]				
ĺ	AM				[1]	[2]	[3]			
	RW					[2]	[2]	[3]	١	

The final Instruction pass through the RW stage is 7.