TEST CODE

```
// Avinash Singh
// CSCE 616 Hardware Design Verification
// UIN: 435009714
class multiport parallel random test extends base test;
  'uvm component utils(multiport parallel random test)
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
  function void build phase(uvm phase phase);
    uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
parallel random vsequence::type id::get());
    super.build phase(phase);
  endfunction: build phase
  task run phase(uvm phase phase);
    super.run phase(phase);
    'uvm info(get type name(), "Starting multiport parallel random test", UVM NONE)
  endtask: run phase
endclass: multiport parallel random test
/// short packet test
class short packet parallel random test extends base test;
  'uvm component utils(short packet parallel random test)
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
  function void build_phase(uvm_phase phase);
```

```
uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
short packet vsequence::type id::get());
    super.build phase(phase);
  endfunction: build phase
  task run phase(uvm phase phase);
    super.run phase(phase);
    'uvm info(get type name(), "Starting multiport parallel random test", UVM NONE)
  endtask: run phase
endclass: short packet parallel random test
//// long packet test
class long packet parallel random test extends base test;
  'uvm component utils(long packet parallel random test)
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
  function void build phase(uvm phase phase);
    uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
long packet vsequence::type id::get());
    super.build phase(phase);
  endfunction: build phase
  task run phase(uvm phase phase);
    super.run phase(phase);
    'uvm info(get type name(), "Starting multiport parallel random test", UVM NONE)
  endtask: run phase
endclass: long packet parallel random test
/// same delay test
class same delay parallel random test extends base test;
  'uvm component utils(same delay parallel random test)
```

```
function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
  function void build phase(uvm phase phase);
    uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
same delay vsequence::type id::get());
    super.build phase(phase);
  endfunction: build phase
  task run phase(uvm phase phase);
    super.run phase(phase);
    'uvm info(get type name(), "Starting multiport parallel random test", UVM NONE)
  endtask : run phase
endclass: same delay parallel random test
/// same delay, same length, same port test
class same delay same length same port parallel random test extends base test;
  'uvm component utils(same delay same length same port parallel random test)
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
  function void build phase(uvm phase phase);
    uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
same delay same length same port vsequence::type id::get());
    super.build phase(phase);
  endfunction: build phase
  task run phase(uvm phase phase);
    super.run phase(phase);
    'uvm info(get type name(), "Starting multiport parallel random test", UVM NONE)
  endtask: run phase
endclass: same delay same length same port parallel random test
```

```
/// same delay, same length, all port test
class same delay same length all port parallel random test extends base test;
  'uvm component utils(same delay same length all port parallel random test)
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
  function void build phase(uvm phase phase);
    uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
same delay same length all port vsequence::type id::get());
    super.build phase(phase);
  endfunction: build phase
  task run phase(uvm phase phase);
    super.run phase(phase);
    'uvm info(get type name(), "Starting multiport parallel random test", UVM NONE)
  endtask: run phase
endclass: same delay same length all port parallel random test
class parallel random vsequence extends htax base vseq;
  'uvm object utils(parallel random vsequence)
  function new(string name = "parallel random vsequence");
    super.new(name);
  endfunction: new
  htax packet c req[0:3];
  task body();
    semaphore sem;
    sem = new(1);
   //repeat (10) begin
    fork
      begin
        //sem.get();
         for (int j=0;j<4;j++) begin
```

```
for(int i=3;i<64;i++) begin
               'uvm do on with(req[0], p sequencer.htax seqr[0], {length == i; dest port ==
j; })
            end
          end
          //sem.put();
       end
       begin
          //sem.get();
          for (int j=0;j<4;j++) begin
                      for(int i=3;i<64;i++) begin
               `uvm_do_on_with(req[1], p_sequencer.htax_seqr[1], {length == i; dest_port ==
j;})
            end
          end
          //sem.put();
       end
       begin
          //sem.get();
          for (int j=0; j<4; j++) begin
                      for(int i=3; i<64; i++) begin
               `uvm_do_on_with(req[2], p_sequencer.htax_seqr[2], {length == i; dest_port ==
j;})
            end
          end
          //sem.put();
       end
       begin
          //sem.get();
          for (int j=0;j<4;j++) begin
                      for(int i=3; i<64; i++) begin
               'uvm do on with(req[3], p sequencer.htax seqr[3], {length == i; dest port ==
j;})
            end
          end
          //sem.put();
       end
     join
    //end
endtask: body
```

```
endclass: parallel random vsequence
// short packet sequence
class short packet vsequence extends htax base vseq;
  'uvm object utils(short packet vsequence)
  function new(string name = "short_packet_vsequence");
     super.new(name);
  endfunction: new
  htax packet c req[0:3];
  task body();
     fork
         'uvm do on with(req[0], p sequencer.htax seqr[0], {length > 3; length < 20;})
       end
       begin
         'uvm_do_on_with(req[1], p_sequencer.htax_seqr[1], {length > 3; length < 20;})
       end
       begin
         'uvm do on with(req[2], p sequencer.htax seqr[2], {length > 3; length < 20;})
       end
       begin
         'uvm do on with(req[3], p sequencer.htax seqr[3], {length > 3; length < 20;})
       end
    join
   //end
endtask: body
endclass: short packet vsequence
// long packet sequence
class long packet vsequence extends htax base vseq;
```

```
'uvm object utils(long packet vsequence)
  function new(string name = "long packet vsequence");
    super.new(name);
  endfunction: new
  htax packet c req[0:3];
  task body();
    fork
       begin
          'uvm_do_on_with(req[0], p_sequencer.htax_seqr[0], {length > 25; length < 60;})
       end
       begin
          'uvm do on with(req[1], p sequencer.htax seqr[1], {length > 25; length < 60;})
       end
       begin
          'uvm do on with(req[2], p sequencer.htax seqr[2], \{length > 25; length < 60; \})
       end
       begin
          'uvm do on with(req[3], p sequencer.htax seqr[3], \{length > 25; length < 60; \})
       end
    join
   //end
endtask: body
endclass: long packet vsequence
// short delay sequence
class same delay vsequence extends htax base vseq;
       'uvm object utils(same delay vsequence)
  function new(string name = "same delay vsequence");
    super.new(name);
  endfunction: new
  htax packet c req[0:3];
  task body();
   //repeat(10) begin
    fork
```

```
begin
         'uvm_do_on_with(req[0], p sequencer.htax seqr[0], {delay == 5;})
       end
       begin
         'uvm do on with(req[1], p sequencer.htax seqr[1], \{delay == 5;\})
       end
       begin
         'uvm do on with(req[2], p sequencer.htax seqr[2], \{delay == 5;\})
       end
       begin
         'uvm do on with(req[3], p sequencer.htax seqr[3], \{delay == 5;\})
    join
   //end
  endtask: body
endclass: same delay vsequence
//same delay same length same port
class same delay same length same port vsequence extends htax base vseq;
  'uvm object utils(same delay same length same port vsequence)
 function new(string name = "same delay same length same port vsequence");
    super.new(name);
  endfunction: new
  htax packet c req[0:3];
  task body();
   //repeat(10) begin
    fork
       begin
         'uvm do on with(req[0], p sequencer.htax seqr[0], {length == 8;dest port==0;delay
> 3; delay < 5; >
       end
       begin
         'uvm do on with(req[1], p sequencer.htax seqr[1], {length == 8; dest port==0; delay
> 3; delay < 5; >
       end
       begin
         'uvm do on with(req[2], p sequencer.htax seqr[2], {length == 8;dest port==0;delay
> 3; delay < 5; >
       end
```

```
begin
         'uvm do on with(req[3], p sequencer.htax seqr[3], {length == 8; dest port==0; delay
> 3; delay < 5; > 3
       end
    join
   //end
endtask: body
endclass: same delay same length same port vsequence
//same delay same length all port
class same delay same length all port vsequence extends htax base vseq;
  'uvm object utils(same delay same length all port vsequence)
  function new(string name = "same delay same length all port vsequence");
    super.new(name);
  endfunction: new
  htax packet c req[0:3];
  task body();
   //repeat(10) begin
    fork
       begin
         'uvm do on with(req[0], p sequencer.htax seqr[0], {length == 8; dest port==0; delay
> 3; delay < 5; >
       end
       begin
         'uvm do on with(req[1], p sequencer.htax seqr[1], {length == 8; dest port==1; delay
> 3; delay < 5; >
       end
       begin
         'uvm do on with(req[2], p sequencer.htax seqr[2], {length == 8; dest port==2; delay
> 3; delay < 5; > 3
       end
       begin
         'uvm do on with(req[3], p sequencer.htax seqr[3], {length == 8; dest port== 3; delay
> 3; delay < 5; > 3
       end
    join
   //end
endtask: body
```

```
- UVM Report catcher Summary --
Number of demoted UVM_FATAL reports :
Number of demoted UVM_ERROR reports :
                                          0
                                          0
Number of demoted UVM_WARNING reports:
Number of caught UVM_FATAL reports
                                          0
Number of caught UVM_ERROR reports
                                          0
Number of caught UVM_WARNING reports :

    UVM Report Summary ---

** Report counts by severity
UVM_INFO: 40
UVM_WARNING :
UVM_ERROR :
               0
UVM_FATAL :
** Report counts by id
[RNTST]
[SCOREBOARD]
                21
[TEST_DONE]
                1
[UVMTOP]
[htax_tx_driver_c]
                       8
[same_delay_same_length_same_port_parallel_random_test]
                                                            1
[same_delay_same_length_same_port_vsequence]
Simulation complete via finish(1) at time 50870 NS + 45
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457
                                                                                           $finish;
xcelium> exit
```

All Testcase Summary

I performed a series of tests to identify and isolate the bug in the DUT (Design Under Test). Starting:-

Test7 (multiport_parallel_random_test), we verified the DUT's ability to handle parallel communication across multiple ports with random data. This test passed, indicating the DUT could manage multiple ports in parallel.

Next, **Test8** (short_packet_parallel_random_test) tested the DUT's performance with short data packets, which also passed, confirming efficient handling of small packets across multiple ports.

In **Test9** (long_packet_parallel_random_test), we assessed the DUT's capability to manage long packets in parallel across multiple ports. The DUT passed this test as well, demonstrating its ability to handle larger data sizes.

Then, **Test10** (same_delay_parallel_random_test) checked if the DUT could synchronize multiple ports with identical delays. The DUT successfully passed this test, ensuring proper timing synchronization.

Next, **Test11** (same_delay_same_length_same_port_parallel_random_test) evaluated the DUT's ability to handle multiple ports with the same delay, packet length, and configuration. The test passed, confirming the DUT's consistency across uniform conditions.

However,when we performed **Test12** (same_delay_same_length_all_port_parallel_random_test), which required the DUT to manage all ports simultaneously with identical delay and packet length conditions, the **DUT failed.**

Failure in Test12: This test revealed a bug in the DUT related to its inability to handle all ports in parallel under identical conditions. Debugging showed that the DUT struggled to maintain proper synchronization across all ports when subjected to the same delay and packet length conditions.

COVERAGE REPORT:

Failing Regression Test 12

| | | | ·- | | |
|----|------------------|----------|----|-----|--|
| 11 | /all_test/test7 | passed | 8 | n/a | |
| 12 | /all_test/test7 | passed | 6 | n/a | |
| 13 | /all_test/test7 | passed | 6 | n/a | |
| 14 | /all_test/test7 | 🕜 passed | 6 | n/a | |
| 15 | /all_test/test7 | passed | 7 | n/a | |
| 16 | /all_test/test8 | passed | 4 | n/a | |
| 17 | /all_test/test8 | 🕜 passed | 2 | n/a | |
| 18 | /all_test/test8 | 🕜 passed | 2 | n/a | |
| 19 | /all_test/test8 | 🕜 passed | 2 | n/a | |
| 20 | /all_test/test8 | passed | 1 | n/a | |
| 21 | /all_test/test9 | 🕜 passed | 4 | n/a | |
| 22 | /all_test/test9 | 🕜 passed | 2 | n/a | |
| 23 | /all_test/test9 | passed | 2 | n/a | |
| 24 | /all_test/test9 | passed | 2 | n/a | |
| 25 | /all_test/test9 | passed | 2 | n/a | |
| 26 | /all_test/test10 | passed | 4 | n/a | |
| 27 | /all_test/test10 | passed | 3 | n/a | |
| 28 | /all_test/test10 | passed | 2 | n/a | |
| 29 | /all_test/test10 | passed | 1 | n/a | |
| 30 | /all_test/test10 | 🕜 passed | 1 | n/a | |
| 31 | /all_test/test11 | 🕜 passed | 4 | n/a | |
| 32 | /all_test/test11 | passed | 1 | n/a | |
| 33 | /all_test/test11 | passed | 1 | n/a | |
| 34 | /all_test/test11 | 🕜 passed | 2 | n/a | |
| 35 | /all_test/test11 | passed | 2 | n/a | |
| 36 | /all_test/test12 | 😮 failed | 4 | n/a | |
| 37 | /all_test/test12 | 😮 failed | 2 | n/a | |
| 38 | /all_test/test12 | 😮 failed | 2 | n/a | |
| 39 | /all_test/test12 | 😮 failed | 2 | n/a | |
| 40 | /all_test/test12 | 😮 failed | 2 | n/a | |
| | | | | | |

Passing Regression

| | | | | , | |
|---|-----------------------------------|----------|---|---|---|
| 1 | all_test/test1 | 🕜 passed | 7 | n/a | - |
| 2 | /all_test/test2 | 🕜 passed | 4 | n/a | |
| 3 | /all_test/test3 | 🕖 passed | 5 | n/a | |
| 4 | /all_test/test4 | 🕖 passed | 5 | n/a | |
| 5 | /all_test/test5 | 🕜 passed | 4 | n/a | |
| 6 | /all_test/test6 | 🕜 passed | 4 | n/a | |


| 5 | /all_test/test5 | passed | 4 | n/a | [|
|----|-----------------------------------|--------------------------|---|-----|---|
| 6 | /all_test/test6 | o passed | 4 | n/a | |
| 7 | /all_test/test6 | | 2 | n/a | |
| 8 | /all_test/test6 | ⊘ passed | 2 | n/a | |
| 9 | /all_test/test6 | passed | 2 | n/a | |
| 10 | /all_test/test6 | 🕜 passed | 2 | n/a | |
| 11 | /all_test/test7 | opassed | 8 | n/a | |
| 12 | /all_test/test7 | PRun: /all_test/test8 | 6 | n/a | |
| 13 | /all_test/test7 | passeu | 6 | n/a | |
| 14 | /all_test/test7 | 🕢 passed | 6 | n/a | |
| 15 | /all_test/test7 | 🕖 passed | 7 | n/a | |
| 16 | /all_test/test8 | 🕢 passed | 4 | n/a | |
| 17 | /all_test/test8 | passed | 2 | n/a | |
| 18 | /all_test/test8 | passed | 2 | n/a | |
| 19 | /all_test/test8 | 🕜 passed | 2 | n/a | |
| 20 | /all_test/test8 | passed | 1 | n/a | |
| 21 | /all_test/test9 | 🕜 passed | 4 | n/a | |
| 22 | /all_test/test9 | 🕜 passed | 2 | n/a | |
| 23 | /all_test/test9 | 🕜 passed | 2 | n/a | |
| 24 | /all_test/test9 | 🕜 passed | 2 | n/a | |
| 25 | /all_test/test9 | 🕜 passed | 2 | n/a | |
| 26 | /all_test/test10 | 🕜 passed | 4 | n/a | |
| 27 | /all_test/test10 | 🕜 passed | 3 | n/a | |
| 28 | /all_test/test10 | 🕜 passed | 2 | n/a | |
| 29 | /all_test/test10 | 🕜 passed | 1 | n/a | |
| 30 | /all_test/test10 | 🕜 passed | 1 | n/a | |
| 31 | /all_test/test11 | 🕜 passed | 4 | n/a | |
| 32 | /all_test/test11 | 🧭 passed | 1 | n/a | |
| 33 | /all_test/test11 | 🕜 passed | 1 | n/a | |
| 34 | /all_test/test11 | 🕜 passed | 2 | n/a | Г |


Passing Test 12 After design fix

| 36 | /all_test/test12 | 🕖 passed | 5 | n/a | |
|----|------------------|----------|---|-----|---|
| 37 | /all_test/test12 | 🕜 passed | 2 | n/a | |
| 38 | /all_test/test12 | 🕜 passed | 2 | n/a | |
| 39 | /all_test/test12 | 🕜 passed | 1 | n/a | |
| 40 | /all_test/test12 | 💋 passed | 2 | n/a | G |

Testcase Mapped

| ▲ 🗖 1.2 TX Interface | ✓ 100% | 86 / 86 (100%) | 100% |
|--|--------|----------------|------|
| ▲ 1.2.1 Testcases to verify TX interface | ✓ 100% | 46 / 46 (100%) | |
| ▶ ॼ 1.2.1.1 Simple Port-Port test | ✓ 100% | 2 / 2 (100%) | n/a |
| ▶ □ 1.2.1.2 Short Packet test | ✓ 100% | 1 / 1 (100%) | n/a |
| ▶ ॼ <i>1.2.1.3</i> Random test | ✓ 100% | 1 / 1 (100%) | n/a |
| ▶ □ 1.2.1.4 Simple Random Test | ✓ 100% | 1 / 1 (100%) | n/a |
| ▶ □ 1.2.1.5 Simple Random Test_1 | ✓ 100% | 1 / 1 (100%) | n/a |
| ▶ □ 1.2.1.6 seq random test | ✓ 100% | 10 / 10 (100%) | n/a |
| ▶ □ 1.2.1.7 parallel random test | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ □ 1.2.1.8 short packet | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ □ 1.2.1.9 long packet | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ ॼ 1.2.1.10 same delay | ✓ 100% | 5 / 5 (100%) | n/a |
| 1.2.1.11 same delay same length same port | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ □ 1.2.1.12 same delay same length all 4 port | ✓ 100% | 5 / 5 (100%) | n/a |
| 1.2.2 Assertions_slash_Checkers for TX interface | ✓ 100% | 40 / 40 (100%) | 100% |
| ■ 1.3 RX Interface | ✓ 100% | 53 / 53 (100%) | 100% |
| ▲ □ 1.3.1 Testcases to verify RX interface | ✓ 100% | 41 / 41 (100%) | n/a |
| ▶ ॼ <i>1.3.1.1</i> random test | ✓ 100% | 1 / 1 (100%) | n/a |
| 1.3.1.2 same delay same length all 4 ports | ✓ 100% | 5 / 5 (100%) | n/a |
| 1.3.1.3 same delay same length same port | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ ॼ 1.3.1.4 same delay | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ ॼ 1.3.1.5 long packet | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ | ✓ 100% | 10 / 10 (100%) | n/a |
| | ✓ 100% | 5 / 5 (100%) | n/a |
| ▶ ॼ 1.3.1.8 sequential random test | ✓ 100% | 5 / 5 (100%) | n/a |






TX Interface Assertions

| ■ 1.2.2 Assertions slash Checkers for TX interface | ✓ 100% | 40 / 40 (100%) | 100% |
|---|--------|----------------|------|
| | | , , | |
| | ✓ 100% | 4 / 4 (100%) | 100% |
| 1.2.2.2 tx ouport and vc req deassert | ✓ 100% | 4 / 4 (100%) | 100% |
| ▶ ॼ 1.2.2.3 tx sot one hot | ✓ 100% | 4 / 4 (100%) | 100% |
| ▶ ॼ 1.2.2.4 valid pkt transfer | ✓ 100% | 4 / 4 (100%) | 100% |
| ■ 1.2.2.5 tx rel gnt tx eot | ✓ 100% | 4 / 4 (100%) | 100% |
| ▶ ॼ 1.2.2.6 tx eot single cycle | ✓ 100% | 4 / 4 (100%) | 100% |
| ■ 1.2.2.7 tx vc sot vc gnt 1 | ✓ 100% | 4 / 4 (100%) | 100% |
| ■ 1.2.2.8 tx vc sot vc gnt 0 | ✓ 100% | 4 / 4 (100%) | 100% |
| ▶ ॼ 1.2.2.9 tx vc req output req | ✓ 100% | 4 / 4 (100%) | 100% |
| ▶ ॼ 1.2.2.10 tx out req vc req | ✓ 100% | 4 / 4 (100%) | 100% |

Rx Interface Assertions




Functional Coverage for Tx and Rx Interface




Code Coverage

| ▲ 🗀 1.7 Code Coverage | 98.68% | 13432 / 13572 (98 92.31% |
|------------------------|--------|--------------------------|
| ⊿ ॼ <i>1.7.1</i> Block | 98.68% | 3358 / 3393 (98.9 92.31% |
| ▶ a top | 98.68% | 3358 / 3393 (98.9 92.31% |
| | 98.68% | 3358 / 3393 (98.9 92.31% |
| ▶ ## top | 98.68% | 3358 / 3393 (98.9 92.31% |
| | 98.68% | 3358 / 3393 (98.9 92.31% |
| ▶ a top | 98.68% | 3358 / 3393 (98.9 92.31% |
| ⊿ □ 1.7.4 FSM | 98.68% | 3358 / 3393 (98.9 92.31% |
| ▶ a top | 98.68% | 3358 / 3393 (98.9 92.31% |
| | | |



Code Coverage Hole



If tx_release_gnt is asserted, it indicates that the current transaction is ending or should be released for arbitration to occur.

If tx_sot is asserted at the same time, it implies a new transaction is starting on the same virtual channel. This would mean two conflicting actions are happening: one signal is trying to start a new transaction, while the other is signaling the end or release of the current one. This scenario we can reproduce when length of packet is 2 and assertion will fail in this case



As per timing relationship between these two signals "eot_out" and "any_gnt" can't be high together.

BUG REPORT

What is BUG?

The DUT fails to maintain proper synchronization when the **EOT** signal becomes high at the same time across all ports when subjected to identical delay and packet length conditions, leading to failure in handling all ports in parallel. Bug is EOT timeout assertion is failing.

Where is it?

- Module: htax_outport_data_mux
- File: htax_outport_data_mux.v
- Line number(s): 43

How to reproduce?

I have given same packet length, same delay for all 4 ports in TEST 12. To reproduce this run command

```
"xrun -f run_vm.f
```

+UVM_TESTNAME=same_delay_same_length_all_port_parallel_random_test -seed -1056087154

Expected Behavior

When the End-of-Transmission (EOT) signal becomes high simultaneously across all ports, In this case, the selected_eot signal should also go high, generating an EOT pulse and EOT timeout assertion should pass.

Actual Behavior

When the End-of-Transmission (EOT) signal becomes high simultaneously across all ports, the selected_eot signal goes low because of ~(&(eot_in)) generates a value of 0, causing the EOT timeout assertion to fail.

BUG FIX

To resolve this issue, **remove** the \sim (& (eot_in)) component from the current logic: assign selected_eot = |(eot_in & inport_sel_reg) & \sim (&(eot_in));

By removing \sim (&(eot_in)), the selected_eot signal will no longer be cleared when the EOT signal becomes high simultaneously on all ports. This change ensures that the selected_eot signal

correctly asserts high when any port's EOT signal is active, even if all ports assert the EOT signal simultaneously. This adjustment should allow the EOT timeout assertion to pass.

Failing Assertions

```
UVM_INFO ../tb/htax_scoreboard_c.sv(79) @ 330: uvm_test_top.tb.htax_sb [SCOREBOARD] Adding pkt in queue 0:

UVM_INFO ../tb/htax_tx_driver_c.sv(118) @ 330: uvm_test_top.tb.tx_port[0].tx_driver [htax_tx_driver_c] Ended Driving Data Packet to DUT

UVM_INFO ../tb/htax_vseqs.sv(26) @ 330: uvm_test_top.tb.vsequence@same_delay_same_length_all_port_vsequence [same_delay_same_length_all_port_vsequence] dropping objection

vmsin: **F.ASRIST (...*th/htax_vsinterface.sv.56): (time 20210 NS) Assertion top.inst_htax_rx_intf[3].assert_eot_timeout_check has failed

Memory Usage - O.1r system + 0.1s user = 0.2s total (50.5% cpu)

Simulation terminated via $fatal(2) at time 20210 NS + 2

...*th/htax_rx_interface.sv:56

$fatal("HTAX_RX_INF ERROR : TIMEOUT rx_eot did not occur within 1000 cycles after rx_sot*);

xcollume vsit

coverage setup:

workdir : ./cov_work

dutinst : top(top)

scope : scope

testname : test_sv2123641503

coverage files:


model(design data) : ./cov_work/scope/icc_4e8e3c4e_7997b529.ucm

data : ./cov_work/scope/test_sv2123641503/icc_4e8e3c4e_7997b529.ucd

TOOL: xrun 22.03-s012: _Exiting on Dec 03, 2024 at 15:34:54 CST (total: 00:00:05)
```

Failure in Test12: This test revealed a bug in the DUT related to its inability to handle all ports in parallel under identical conditions.

Failing Scenario Waveform



Failing Assertion passing after fix

Passing test 12 after fix

| 36 | /all_test/test12 | ② passed | 5 | n/a | |
|----|------------------|----------|---|-----|---|
| 37 | /all_test/test12 | passed | 2 | n/a | |
| 38 | /all_test/test12 | passed | 2 | n/a | |
| 39 | /all_test/test12 | 🕖 passed | 1 | n/a | |
| 40 | /all_test/test12 | 🕖 passed | 2 | n/a | G |
| | | | | | |