
Design Of a Single-Stage Differential Amplifier

Name: Avinash Kumar Roll No.:231040030

GIVEN SPECIFICATIONS:


VDD=1.8V, CL=10pF, Loop Gain= 35dB, -3dB Bandwidth of V0/Vi (min), CMRR(@DC)=80dB

CALCULATING Gm THEORETICALLY




OPEN LOOP GAIN AND PHASE


OPEN LOOP DC SCHEMATIC SHOWING REGION OF OPERATION OF EACH TRANSISTOR




OPEN LOOP AC SCHEMATIC



OPEN LOOP GAIN PLOT




OPEN LOOP PHASE PLOT




CLOSED LOOP GAIN AND PHASE

CLOSED LOOP SCHEMATIC




CLOSED LOOP GAIN AND PHASE PLOT




TRANSIENT RESPONSE OF THE NON-INVERTING AMPLIFIER WITH A 0.01 V STEP INPUT AT Vi

THEORETICALLY CALCULATED STEADY STATE ERROR



SCHEMATIC FOR CALCULATION OF STEADY STATE ERROR




PLOT FOR TRANSIENT RESPONSE




TRANSIENT RESPONSE OF THE NON-INVERTING AMPLIFIER WHEN $Vi = 150 \text{ MV } \cos(\Omega 3 \text{ dB T})$

SCHEMATIC FOR TRANSIENT RESPONSE




PLOT OF TRANSIENT RESPONSE




TRANSIENT RESPONSE OF THE NON-INVERTING AMPLIFIER WHEN Vi = 150 MV $COS((\Omega 3dB/10) T)$

SCHEMATIC FOR TRANSIENT RESPONSE




PLOT OF TRANSIENT RESPONSE




DIFFERENCE BETWEEN THE INPUT VOLTAGES OF THE DIFFAMP IN FIG. 1(A) FOR INPUTS 150 mV COS(ω3dB T) AND 150 mV COS((ω3dB/10)T).


SCHEMATIC



PLOT OF THE DIFFERENCE BETWEEN THE INPUT VOLTAGES OF THE DIFFERENTIAL AMPLIFIER



TABULATION OF Gm, Gds, Cgs, Cgd, Vov



	gm	gds	Cgs	Cgd	Vov
M1(nmos)	11.963mS	186.279uS	197.26f F	65.58f F	6.818mV
NM6(nmos)	11.963mS	186.279uS	197.26f F	65.58f F	6.818mV
PM2(pmos)	9.49317mS	207.2uS	329.603f F	76.93f F	-80.219mV
PM3(pmos)	9.49317mS	207.2uS	329.603f F	76.93f F	-80.219mV
NM8(nmos)	18.1069mS	412.821uS	144.894f F	36.354f F	89.282mV
NM3(nmos)	11.693mS	569.825uS	!45.114f F	36.354f F	89.282mV

THEOROTICAL CALCULATION OF ICMR+ AND ICMR-

