Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



до лабораторної роботи № 3


з дисципліни «Моделювання комп'ютерних систем» на тему:

«Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan 3A FPGA»

Варіант №17

Виконав: ст. гр. КІ-201 Курило А.О. Прийняв: ст. викладач каф. ЕОМ Козак Н. Б. **Мета роботи**: На базі стенда реалізувати цифровий автомат для обчислення значення виразів.

Виконання роботи:



Puc. 1 – Top Level

```
Файл ACC.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ACC is
   Port ( WR : in STD_LOGIC;
        RESET : in STD_LOGIC;
        CLK : in STD_LOGIC;
        INPUT : in STD_LOGIC_VECTOR (7 downto 0);
        OUTPUT : out STD_LOGIC_VECTOR (7 downto 0));
end ACC;

architecture ACC_arch of ACC is
        signal DATA : STD_LOGIC_VECTOR (7 downto 0);
begin
```

```
process (CLK)
begin
  if rising_edge(CLK) then
    if RESET = '1' then
       DATA <= (others => '0');
    elsif WR = '1' then
       DATA <= INPUT;
    end if;
    end if;
    end process;

OUTPUT <= DATA;
end ACC_arch;</pre>
```

```
Файл ALU.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ALU is
  Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
     B: in STD_LOGIC_VECTOR(7 downto 0);
     OP: in STD LOGIC VECTOR(1 downto 0);
     OUTPUT: out STD_LOGIC_VECTOR(7 downto 0);
                 OVERFLOW: out STD LOGIC);
end ALU;
architecture ALU_Behavioral of ALU is
     signal ALUR: STD_LOGIC_VECTOR(15 downto 0) := (others => '0');
     signal Carry: STD_LOGIC := '0';
begin
     process(A, B, OP)
     begin
          case (OP) is
                when "01" \Rightarrow ALUR \iff ("00000000" & A) +
("00000000" & B);
                when "10" => ALUR <= ("00000000" & A) and
("00000000" & B);
```

```
when "11" => case(B) is
                              when x"00"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 0);
                              when x"01"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 1);
                              when x"02"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 2);
                              when x"03"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 3);
                              when x"04"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 4);
                              when x"05"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 5);
                              when x"06"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 6);
                              when x"07"
                                              => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) sll 7);
                              when others \Rightarrow ALUR \iff (others \implies '0');
                       end case;
                       ALUR(15 downto 8) <= "000000000";
                 when others \Rightarrow ALUR \iff ("00000000" & B);
           end case;
     end process;
     OUTPUT <= ALUR(7 downto 0);
     OVERFLOW <= ALUR(8) OR ALUR(9) OR ALUR(10) OR
ALUR(11) OR ALUR(12) OR ALUR(13) OR ALUR(14) OR ALUR(15);
end ALU_Behavioral;
```

```
Файл CPU.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity CPU is
    port( ENTER_OP1 : IN STD_LOGIC;
        ENTER_OP2 : IN STD_LOGIC;
        CALCULATE : IN STD_LOGIC;
        RESET : IN STD_LOGIC;
        CLOCK : IN STD_LOGIC;
        RAM_WR : OUT STD_LOGIC;
        RAM_ADDR : OUT STD_LOGIC_VECTOR(1

DOWNTO 0);

CONST : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
```

```
ACC_WR: OUT STD_LOGIC;
                                                   ACC_RST: OUT STD_LOGIC;
                                                  IN_SEL : OUT STD_LOGIC_VECTOR(1 downto 0);
                                                  OP: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
end CPU;
architecture CPU_arch of CPU is
type STATE TYPE is (RST, IDLE, LOAD OP1, LOAD OP2,
RUN CALCO, 
FINISH);
signal CUR_STATE : STATE_TYPE;
signal NEXT STATE: STATE TYPE;
begin
                SYNC PROC: process (CLOCK)
    begin
         if (rising_edge(CLOCK)) then
              if (RESET = '1') then
                    CUR_STATE <= RST;
               else
                    CUR_STATE <= NEXT_STATE;
               end if:
         end if;
    end process;
                NEXT_STATE_DECODE: process (CLOCK, ENTER_OP1,
ENTER OP2, CALCULATE)
    begin
         NEXT STATE <= CUR STATE;
                                 case(CUR STATE) is
                                                  when RST =>
                                                                   NEXT_STATE <= IDLE;
                                                  when IDLE
                                                                                                     =>
                                                                   if (ENTER\_OP1 = '1') then
                                                                                     NEXT STATE <= LOAD OP1;
                                                                   elsif (ENTER_OP2 = '1') then
                                                                                     NEXT_STATE <= LOAD_OP2;
                                                                   elsif (CALCULATE = '1') then
                                                                                     NEXT STATE <= RUN CALCO;
                                                                   else
```

```
NEXT_STATE <= IDLE;
                  end if:
             when LOAD_OP1
                                  =>
                  NEXT_STATE <= IDLE;
             when LOAD_OP2
                  NEXT_STATE <= IDLE;
             when RUN_CALC0 =>
                  NEXT_STATE <= RUN_CALC1;</pre>
             when RUN_CALC1 =>
                  NEXT STATE <= RUN CALC2;
             when RUN_CALC2 =>
                  NEXT_STATE <= RUN_CALC3;</pre>
             when RUN_CALC3 =>
                  NEXT_STATE <= RUN_CALC4;
             when RUN_CALC4 =>
                  NEXT STATE <= FINISH;
             when FINISH
                             =>
                  NEXT_STATE <= FINISH;
             when others
                  NEXT_STATE <= IDLE;</pre>
        end case;
end process;
   OUTPUT_DECODE: process (CUR_STATE)
   begin
        case (CUR_STATE) is
             when RST =>
                  RAM WR <= '0';
                  RAM ADDR <= "00";
                  CONST <= "00000000";
                  ACC_WR <= '0';
                  ACC RST <= '1';
                  IN SEL <= "00";
                  OP \le "00";
             when LOAD_OP1 =>
                  RAM_WR <= '1';
                  RAM\_ADDR \le "00";
                  CONST <= "00000000";
                  ACC_WR <= '0';
                   ACC_RST \le '1';
                  IN_SEL <= "00";
                  OP <= "00":
             when LOAD_OP2 =>
```

```
RAM WR <= '1';
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC_WR <= '0';
     ACC_RST <= '1';
     IN SEL <= "00";
     OP \le "00";
when RUN_CALC0 =>
     RAM WR <= '0';
     RAM ADDR <= "00";
     CONST <= "00000001";
     ACC_WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "10";
     OP \le "00";
when RUN CALC1 =>
     RAM WR <= '0';
     RAM_ADDR <= "00";
     CONST <= "00000000";
     ACC_WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "01";
     OP <= "11";
when RUN_CALC2 =>
     RAM WR <= '0':
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC_WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "01";
     OP <= "01":
when RUN CALC3 =>
     RAM WR <= '0':
     RAM ADDR <= "00";
     CONST <= "00001010";
     ACC_WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "10";
     OP <= "01":
when RUN_CALC4 =>
     RAM_WR <= '0';
     RAM ADDR <= "00";
     CONST <= "00000000";
```

```
ACC WR <= '1';
                     ACC_RST \le '0';
                     IN_SEL <= "01";
                     OP <= "10":
                when IDLE =>
                     RAM_WR <= '0';
                     RAM_ADDR <= "00";
                     CONST <= "00000000";
                     ACC WR <= '0';
                     ACC RST <= '0':
                     IN_SEL <= "00";
                     OP <= "00";
                when others =>
                     RAM WR <= '0':
                     RAM ADDR <= "00";
                     CONST <= "00000000";
                     ACC WR <= '0';
                     ACC_RST \le '0';
                     IN_SEL <= "00";
                     OP \le "00";
          end case;
 end process;
end CPU_arch;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity FullAdder8 is
  Port (A: in STD_LOGIC_VECTOR (7 downto 0);
      B: in STD_LOGIC_VECTOR (7 downto 0);
      Ci: in STD_LOGIC;
      S: out STD_LOGIC_VECTOR (7 downto 0);
      Co: out STD_LOGIC);
end FullAdder8;
architecture Behavioral of FullAdder8 is
      component FullAdder is
            Port (A: in STD_LOGIC;
                  B: in STD_LOGIC;
                  Ci: in STD_LOGIC;
                  S: out STD LOGIC:
                  Co: out STD_LOGIC);
            end component;
            signal carry: STD_LOGIC_VECTOR(8 downto 0) := (others =>
'0');
begin
      carry(0) \ll Ci;
     FullAdderGenerate: for i in 0 to 7 generate
      adder: FullAdder port map(
                  A \Rightarrow A(i),
                  B \Rightarrow B(i),
                  Ci => carry(i),
                  S => S(i),
                  Co \Rightarrow carry(i + 1)
           );
      end generate FullAdderGenerate;
      Co \leq carry(8);
end Behavioral;
```

```
Файл MUX.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX is
    PORT(
        SEL: in STD_LOGIC_VECTOR(1 downto 0);
        CONST: in STD_LOGIC_VECTOR(7 downto 0);
        --CONST1: in STD_LOGIC_VECTOR()
        DATA_IN0: in STD_LOGIC_VECTOR(7 downto 0);
        DATA_IN1: in STD_LOGIC_VECTOR(7 downto 0);
```

```
OUTPUT: out STD_LOGIC_VECTOR(7 downto 0)
     );
end MUX;
architecture Behavioral of MUX is
begin
     process (SEL, DATA_IN0, DATA_IN1, CONST)
     begin
          if (SEL = "00") then
                OUTPUT <= DATA INO:
          elsif (SEL = "01") then
                OUTPUT <= DATA_IN1;
          else
                OUTPUT <= CONST:
          end if;
     end process;
end Behavioral;
```

```
Файл RAM.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity RAM is
     port(
               WR: IN STD LOGIC;
               ADDR: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
               DATA: IN STD LOGIC VECTOR(7 DOWNTO 0);
               CLOCK: IN STD_LOGIC;
               OUTPUT : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
               );
end RAM;
architecture RAM arch of RAM is
     type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7
downto 0);
     signal UNIT : ram_type;
begin
     process(ADDR, CLOCK, UNIT)
```

```
begin
    if(rising_edge(CLOCK)) then
    if (WR = '1') then
        UNIT(conv_integer(ADDR)) <= DATA;
    end if;
    end if;
    OUTPUT <= UNIT(conv_integer(ADDR));
    end process;
end RAM_arch;</pre>
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity SEG_DECODER is
    port( CLOCK : IN STD_LOGIC;
              RESET: IN STD_LOGIC;
              ACC_DATA_OUT_BUS: IN STD_LOGIC_VECTOR(7
DOWNTO 0);
              COMM ONES
                                      : OUT STD LOGIC;
              COMM_DECS
                                 : OUT STD_LOGIC;
              COMM HUNDREDS : OUT STD LOGIC;
              SEG_A
                        : OUT STD_LOGIC;
              SEG_B
                        : OUT STD LOGIC;
              SEG_C
                        : OUT STD_LOGIC;
              SEG D
                        : OUT STD LOGIC;
              SEG_E
                        : OUT STD_LOGIC;
              SEG_F
SEG_G
                        : OUT STD LOGIC;
                        : OUT STD_LOGIC;
              DP
                        : OUT STD_LOGIC);
end SEG_DECODER;
architecture Behavioral of SEG_DECODER is
    signal ONES_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0000";
    signal DECS_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0001";
    signal HONDREDS_BUS: STD_LOGIC_VECTOR(3 downto 0) :=
"0000";
begin
```

```
BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
    variable hex_src : STD_LOGIC_VECTOR(7 downto 0);
    variable bcd : STD_LOGIC_VECTOR(11 downto 0);
  begin
    bcd
              := (others => '0');
    hex src
               := ACC_DATA_OUT_BUS;
    for i in hex_src'range loop
      if bcd(3 downto 0) > "0100" then
        bcd(3 downto 0) := bcd(3 downto 0) + "0011";
      end if;
      if bcd(7 downto 4) > "0100" then
        bcd(7 downto 4) := bcd(7 downto 4) + "0011";
      end if:
      if bcd(11 downto 8) > "0100" then
        bcd(11 downto 8) := bcd(11 downto 8) + "0011";
      end if;
      bcd := bcd(10 downto 0) & hex_src(hex_src'left); -- shift bcd + 1 new
entry
      hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0'; --
shift src + pad with 0
    end loop;
    HONDREDS BUS
                         <= bcd (11 downto 8);
    DECS BUS
                   <= bcd (7 downto 4);
    ONES_BUS
                   <= bcd (3 downto 0);
  end process BIN_TO_BCD;
     INDICATE: process(CLOCK)
           type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
           variable CUR_DIGIT : DIGIT_TYPE := ONES;
           variable DIGIT_VAL : STD_LOGIC_VECTOR(3 downto 0)
= "0000";
           variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0)
= "00000000";
           variable COMMONS_CTRL: STD_LOGIC_VECTOR(2)
downto 0) := "000";
          begin
                if (rising_edge(CLOCK)) then
```

```
if(RESET = '0') then
                          case CUR DIGIT is
                               when ONES =>
                                     DIGIT_VAL := ONES_BUS;
                                     CUR DIGIT := DECS;
                                     COMMONS CTRL := "001";
                               when DECS =>
                                     DIGIT_VAL := DECS_BUS;
                                     CUR DIGIT := HUNDREDS;
                                     COMMONS CTRL := "010";
                               when HUNDREDS =>
                                     DIGIT_VAL :=
HONDREDS BUS;
                                     CUR DIGIT := ONES:
                                     COMMONS_CTRL := "100";
                               when others =>
                                     DIGIT_VAL := ONES_BUS;
                                     CUR_DIGIT := ONES;
                                     COMMONS\_CTRL := "000";
                          end case;
                          case DIGIT_VAL is
                                                 --abcdefg
                               when "0000" => DIGIT_CTRL :=
"1111110";
                               when "0001" => DIGIT_CTRL :=
"0110000";
                               when "0010" => DIGIT_CTRL :=
"1101101";
                               when "0011" => DIGIT_CTRL :=
"1111001";
                               when "0100" => DIGIT_CTRL :=
"0110011";
                               when "0101" => DIGIT_CTRL :=
"1011011";
                               when "0110" => DIGIT_CTRL :=
"1011111";
                               when "0111" => DIGIT_CTRL :=
"1110000";
                               when "1000" => DIGIT_CTRL :=
"1111111";
                               when "1001" => DIGIT_CTRL :=
"1111011";
```

```
when others => DIGIT_CTRL :=
"0000000";
                         end case;
                    else
                         DIGIT_VAL := ONES_BUS;
                         CUR_DIGIT := ONES;
                         COMMONS\_CTRL := "000";
                    end if;
                    COMM_ONES
                                    <= not COMMONS_CTRL(0);
                    COMM_DECS
                                    <= not COMMONS_CTRL(1);
                    COMM_HUNDREDS <= not
COMMONS_CTRL(2);
                    SEG_A <= not DIGIT_CTRL(6);
                    SEG_B <= not DIGIT_CTRL(5);
                    SEG_C <= not DIGIT_CTRL(4);
                    SEG_D <= not DIGIT_CTRL(3);
                    SEG_E <= not DIGIT_CTRL(2);
                    SEG_F <= not DIGIT_CTRL(1);
                    SEG_G <= not DIGIT_CTRL(0);
                    DP <= '1';
               end if;
     end process INDICATE;
end Behavioral;
```




Рис. 2 – Часова діаграма АСС

Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns
▶ 🌄 a[7:0]	11110000			11110000		
▶ 🌄 b[7:0]	00000001			0000001		
▶ 🌇 op[1:0]	11			11		
▶ % output[7:0]	11100000			11100000		
16 overflow	0					
<u> </u>						

Рис. 3 – Часова діаграма АLU




Рис. 4 – Часова діаграма МИХ



Рис. 5 – Часова діаграма RAM



Puc 6. – Часова діграма SEG_DECODER



Puc 7. – Часова діграма TopLevel

```
Файл TopLevelTest.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY UNISIM:
USE UNISIM. Vcomponents. ALL;
ENTITY TopLevel_TopLevel_sch_tb IS
END TopLevel_TopLevel_sch_tb;
ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
 COMPONENT TopLevel
 PORT( CLOCK :
                        STD_LOGIC;
                   IN
    RESET
                   IN
                       STD LOGIC:
    ENTER OP1
                       IN
                            STD_LOGIC;
                            STD LOGIC;
    ENTER OP2
                       IN
                       IN
    CALCULATE
                            STD LOGIC;
    DATA_IN :
                   IN
                       STD_LOGIC_VECTOR (7 DOWNTO 0);
                            OUT STD_LOGIC;
    COMMON\_0\_OUT
    COMMON_1_OUT
                            OUT STD_LOGIC;
    COMMON_2_OUT
                            OUT STD_LOGIC;
              TEST: OUT STD_LOGIC_VECTOR(7 downto 0);
    A_{-}OUT
                   OUT STD_LOGIC;
    B OUT
                   OUT STD_LOGIC;
    C OUT
                   OUT STD_LOGIC;
    D OUT
                   OUT STD_LOGIC;
    E\_OUT
                   OUT STD_LOGIC;
    F_OUT
                   OUT STD_LOGIC;
    G\_OUT
                   OUT STD_LOGIC;
    DP OUT
                   OUT STD_LOGIC;
              RAMOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
              ALUOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
              RAMA: OUT STD LOGIC VECTOR(1 downto 0):
              RAMWR: OUT STD LOGIC;
    OVERFLOW
                        OUT STD_LOGIC);
 END COMPONENT;
 SIGNAL CLOCK
                        STD\_LOGIC := '0';
 SIGNAL RESET:
                   STD_LOGIC;
 SIGNAL ENTER OP1:
                       STD_LOGIC;
 SIGNAL ENTER_OP2:
                       STD_LOGIC;
 SIGNAL CALCULATE:
                       STD LOGIC;
 SIGNAL DATA_IN :
                       STD_LOGIC_VECTOR (7 DOWNTO 0);
```

```
STD_LOGIC:
 SIGNAL COMMON 0 OUT:
 SIGNAL COMMON_1_OUT:
                             STD LOGIC:
 SIGNAL COMMON_2_OUT:
                             STD LOGIC;
 SIGNAL A_OUT:
                   STD LOGIC:
                   STD_LOGIC;
 SIGNAL B_OUT:
 SIGNAL C_OUT:
                   STD_LOGIC;
 SIGNAL D_OUT
                        STD LOGIC;
                   STD_LOGIC;
 SIGNAL E OUT:
 SIGNAL F OUT:
                   STD_LOGIC;
 SIGNAL G OUT
                        STD LOGIC:
 SIGNAL DP OUT
                        STD LOGIC;
                        STD_LOGIC;
 SIGNAL OVERFLOW:
    SIGNAL TEST: STD_LOGIC_VECTOR(7 downto 0);
    SIGNAL TEST2: STD_LOGIC_VECTOR(7 downto 0);
    signal RAMOUT: STD_LOGIC_VECTOR(7 downto 0);
    signal ALUOUT: STD LOGIC VECTOR(7 downto 0);
    signal RAMA: STD LOGIC VECTOR(1 downto 0);
    signal RAMWR: STD_LOGIC;
    constant CLOCK_period : time := 166ns;
    constant CLKP: time := 12ms;--24ms;
BEGIN
 UUT: TopLevel PORT MAP(
         CLOCK => CLOCK,
         RESET => RESET.
         ENTER\_OP1 => ENTER\_OP1,
         ENTER OP2 => ENTER OP2.
         CALCULATE => CALCULATE,
         DATA IN => DATA IN,
         COMMON_0_OUT => COMMON_0_OUT,
         COMMON \ 1 \ OUT => COMMON \ 1 \ OUT.
         COMMON_2\_OUT => COMMON_2\_OUT,
         A_OUT => A_OUT,
         B OUT => B OUT
         C_{-}OUT => C_{-}OUT,
         D OUT => D OUT,
         E\_OUT => E\_OUT,
         F_OUT => F_OUT,
         G OUT => G OUT,
         DP \ OUT => DP \ OUT
         OVERFLOW => OVERFLOW,
```

```
TEST =  TEST,
           RAMOUT => RAMOUT.
           ALUOUT => ALUOUT,
           RAMA => RAMA,
           RAMWR => RAMWR
 );
      CLOCK_process: process
 begin
            CLOCK <= '0';
           wait for 83ns;
            CLOCK <= '1';
           wait for 83ns;
 end process;
-- *** Test Bench - User Defined Section ***
 tb: PROCESS
 BEGIN
            lp1: for i in 4 to 4 loop
                 lp2: for j in 2 to 2 loop
                        TEST2 <= std_logic_vector((to_unsigned(1, 8) sll i)
+ j + 10) and std\_logic\_vector(to\_unsigned(i, 8));
                       ENTER_OP1 <= '1';
                       ENTER_OP2 <= '1':
                       CALCULATE <= '1';
                       DATA\_IN \le (others => '0');
                       RESET <= '0':
                       wait for CLKP;
                       RESET <= '1';
                       wait for CLKP;
                       DATA\_IN \le std\_logic\_vector(to\_unsigned(i, 8)); --
\boldsymbol{A}
                       ENTER OP1 <= '0';
                       wait for CLKP;
                       ENTER_OP1 <= '1';
                       wait for CLKP;
                       DATA\_IN \le std\_logic\_vector(to\_unsigned(j, 8)); --
\boldsymbol{B}
                       ENTER\_OP2 <= '0';
                       wait for CLKP;
                       ENTER_OP2 <= '1';
                       wait for CLKP;
                        CALCULATE <= '0'; -- START CALCULATION
```

wait for CLKP* 7;
assert TEST = TEST2 severity FAILURE;
wait for CLKP;

end loop;
end loop;

WAIT; -- will wait forever END PROCESS; -- *** End Test Bench - User Defined Section ***

END;




Рис.8 – 7-сегментний індикатор

Переглянемо часову діаграму 7seg decoder.

Бачимо, що для вхідного числа 00001111(2) = 15(10)

Ми отримуємо такі значення (якщо значення не вказане, вважаюмо його за одиницю):

 $COMM_ONES = 0$: A,C,D, F, G = 0, що відповідає числу 5

 $COMM_DECS = 0$: B,C = 0, що відповідає числу 1

 $COMM_HUNDREDS = 0$: A,B,C,D,E,F = 0, що відповідає числу 0

Отримуємо значення 015, що збігається з даним йому.




Рис.9 – Успішна прошивка

Висновок: Виконуючи дану лабораторну роботу я навчився реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.