# LMO44L

- 20 character x 4 lines
- Controller LSI HD44780 is built-in (See page 79).
- ⇒ +5V single power supply

### MECHANICAL DATA (Nominal dimensions)

Module size	98W x 60H x 12T (max.) mm
Effective display area	76.0W x 25.2H mm
Character size $(5 \times 7 \text{ dots})$ .	2.95W x 4.15H mm
Character pitch	3.55 mm
Dot size	0.55W x 0.55H mm
Weight	about 65 g

ABSOLUTE MAXIMUM RATINGS min.	max.
Power supply for logic (VDD-VSS) 0	6.5 V
Power supply for LCD drive (V <sub>DD</sub> -V <sub>O</sub> ) 0	6.5 V
Input voltage (Vi) V <sub>SS</sub>	V <sub>DD</sub> V
Operating temperature (Ta)	50°C
Storage temperature (Tstg)	

## **ELECTRICAL CHARACTERISTICS**

$Ta = 25$ °C, $V_{DD} = 5.0 V \pm 0.25 V$
Input "high" voltage (VIH) 2.2 V min.
Input "low" voltage (VIL) 0.6 V max.
Output "high" voltage (VOH) (-IOH = 0.2 mA) 2.4 V min.
Output "low" voltage (VOL) (IOL = 1.2 mA) 0.4 V max
Power supply current ( $I_{DD}$ ) ( $V_{DD} = 5.0 \text{ V}$ ) 1.0 mA typ.
· · · · · · · · · · · · · · · · · ·


3.5 mA max.

POWER SUPPLY FOR LCD DRIVE (Recommended) (VDD-VO)

Duty = 1/16

	<b>v</b> O • • • • • • • • • • • • • • • • • • •	
$Ta = 0^{\circ}C$		4.6 V typ.
$Ta = 25^{\circ}C$		4.4 V tvp.
$Ta = 50^{\circ}C$		4.2 V tvn

# OPTICAL DATA ...... See page 7



#### INTERNAL PIN CONNECTION

Pin No.	Symbol .	Level	Fu	nction				
1	Vss	T -	0∨					
2	VDD	-	+5V	Power supply				
3	Vo	-	_	- Supply				
4	RS	H/L	L: Instruction H: Data inpu	on code input				
5	R/W	H/L	H: Data read L: Data writ	d (LCD module→MPU) te (LCD module ←MPU)				
6	E	H, H→L						
7	DB0	H/L						
8	DB1	H/L						
9	DB2	H/L	H: Data input H: Data read (LCD module → MP L: Data write (LCD module ← MI >L Enable signal  Data bus line					
10	DB3	H/L	Deer book					
11	D84	H/L	Note (1),					
12	DB5	H/L	,,,,	12/				
13	DB6	H/L						
14	DB7	H/L	7					

#### Notes:

In the HD44780, the data can be sent in either 4-bit 2-operation or 8-bit 1-operation so that it can interface to both 4 and 8 bit MPU's.


- (1) When interface data is 4 bits long, data is transferred using only 4 buses of DB<sub>4</sub>~DB<sub>7</sub> and DB<sub>0</sub>~DB<sub>3</sub> are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of DB<sub>4</sub>~DB<sub>7</sub> when interface data is 8 bits long) is transferred first and then lower order 4 bits (contents of DB<sub>0</sub>~DB<sub>3</sub> when interface data is 8 bits long).
- (2) When interface data is 8 bits long, data is transferred using 8 data buses of DB<sub>a</sub> ~DB<sub>7</sub>.


# DISPLAY POSITION AND DD RAM ADDRESS


Character No.	1	2	3	4	5	6	7		9	10	111	12	13	14	15	16	17	18	19	20
1st line	90	21	82	83	84	95	86	87	88	89	BA	88	9C	80	85	8 F	90	91	92	93
2nd Irns	8	CI											cc							03
3rd line	94	95	96										AO							
4th line	04	D\$	06	D7	06	09	DA	DB	ОC	DD	DE	DF	ΕO	EI	€2	£3	E4	E5	E6	E,

## Notes:

- (1)  $80 \sim E7$  are described in hexidecimal for DD RAM address.
- (2) Function setting of HD44780 should be "N = "1", F = "0" (2 lines of  $5 \times 7 + \text{cursol}$ ).
- (3) DD RAM address is no series in line. Address setting is necessary to change the lines.
- (4) Circuit is equal to 40 characters by 2 lines type.
- (5) In case of executing shift, first line and third line are shifted continuously, also second line and fourth line. Therefore it happens that display of third line is transferred to first line.







# TIMING CHARACTERISTICS

ltem	Symbol	Test condition	Min.	Тур.	Max.	Unit
Enable cycle time	t <sub>cyc</sub>	Fig. 5, Fig. 6	1.0		_	μ\$
Enable pulse width	PWEH	Fig. 5, Fig. 6	450	-	_	ns
Enable rise/fall time	t <sub>Er</sub> , t <sub>Ef</sub>	Fig. 5, Fig. 6	-	_	25	ns
RS, R/W set up time	t <sub>AS</sub>	Fig. 5, Fig. 6	140	_		ns
Data delay time	t <sub>DDR</sub>	Fig. 6	_		320	ns
Data set up time	tosw	Fig. 5	195			ns
Hold time	žH.	Fig. 5, Fig. 6	20	_	_	ns

