

## **Analog Flow:**

Apart from spice simulation and characterization of CMOS circuits, I also designed the schematic and layout of a D-type flip flop using Cadence Virtuoso as shown below.


• Internals of the symbol:




Test Circuit:




Plot:




Layout:




DRC Results:




LVS Results:



• Layout of an Individual latch:




• Layout of an individual NAND Gate:



## **Digital Flow:**

Physical layout of a 16\*1 mux using the netlist synthesized from the Verilog code.

Netlist



Layout

