EECE 7352: Computer Architecture

Assignment 4

Jiayun Xin

NUID: 001563582

College of Engineering

Northeastern University Boston, Massachusetts

Spring, 2022

1.						
(A)						
l1-icache						
Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches	559159	559159	0	0	0	0
Fraction of total	1.0000	1.0000	0.0000	0.0000	0.0000	0.0000
Demand Misses	26578	26578	0	0	0	0
Demand miss rate	0.0475	0.0475	0.0000	0.0000	0.0000	0.0000
Multi-block refs	0					
Bytes From Memory	850496					
(/ Demand Fetches)	1.5210					
Bytes To Memory	0					
(/ Demand Writes)	0.0000					
Total Bytes r/w Mem	850496					
(/ Demand Fetches)	1.5210					
Figure 1: 16 KB instruction	ı cache, 32 B block	and direct mapp	ed			
Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches	467428	0	467428	288238	179190	0
Fraction of total	1.0000	0.0000	1.0000	0.6166	0.3834	0.0000
Demand Misses	32649	0	32649	22446	10203	0
Demand miss rate	0.0698	0.0000	0.0698	0.0779	0.0569	0.0000
Multi-block refs	0					
Bytes From Memory	1044768					
(/ Demand Fetches)	2.2351					
Bytes To Memory	592256					
(/ Demand Writes)	3.3052					
Total Bytes r/w Mem	1637024					
(/ Demand Fetches)	3.5022					
Figure 2: 16 KB data cache	e, 32B block and a	lirect mapped				
l1-icache						
Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches	559159	559159	0	0	0	0
Fraction of total	1.0000	1.0000	0.0000	0.0000	0.0000	0.0000
Demand Misses	18612	18612	0	0	0	0
Demand miss rate	0.0333	0.0333	0.0000	0.0000	0.0000	0.0000

Multi-block refs	0	
Bytes From Memory	1191168	
(/ Demand Fetches)	2.1303	
Bytes To Memory	0	
(/ Demand Writes)	0.0000	
Total Bytes r/w Mem	1191168	
(/ Demand Fetches)	2.1303	
Figure 3: 16 KB instruction		l direct mapped

l1-dcache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	467428 1.0000	0.0000	467428 1.0000	288238 0.6166	179190 0.3834	0.0000
Demand Misses Demand miss rate	32318 0.0691	0.0000	32318 0.0691	22811 0.0791	9507 0.0531	0.0000
Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 4: 16 KB data cach	0 2068352 4.4250 1173504 6.5489 3241856 6.9355	irect mapped				
l1-icache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	559159 1.0000	559159 1.0000	0.0000	0.0000	0.0000	0.0000
Demand Misses Demand miss rate	14110 0.0252	14110 0.0252	0.0000	0.0000	0.0000	0.0000
Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 5: 16 KB instructio	0 1806080 3.2300 0 0.0000 1806080 3.2300 n cache, 128B bloc	k and direct mapį	oed			
l1-dcache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	467428 1.0000	0.0000	467428 1.0000	288238 0.6166	179190 0.3834	0.0000
Demand Misses Demand miss rate	33115 0.0708	0.0000	33115 0.0708	24136 0.0837	8979 0.0501	0.0000
Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches)	0 4238720 9.0682 2395648 13.3693 6634368 14.1933					
Figure 6: 16 KB data cach	e, 128B block and	direct mapped				
l1-icache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	559159 1.0000	559159 1.0000	0.0000	0.0000	0.0000	0.0000
Demand Misses Demand miss rate	16930 0.0303	16930 0.0303	0.0000	0.0000	0.0000	0.0000
Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches)	0 541760 0.9689 0 0.0000 541760 0.9689					

Figure 7: 16 KB instruction cache, 32B block and 8-way associative mapped

l1-dcache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	467428 1.0000	0.0000	467428 1.0000	288238 0.6166	179190 0.3834	0.0000
Demand Misses Demand miss rate	22386 0.0479	0.0000	22386 0.0479	14442 0.0501	7944 0.0443	0.0000
Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 8: 16 KB data cache	0 716352 1.5325 422688 2.3589 1139040 2.4368 e, 32B block and 8	-way associative r	napped			
l1-dcache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	467428 1.0000	0.0000	467428 1.0000	288238 0.6166	179190 0.3834	0.0000
Demand Misses Demand miss rate	22421 0.0480	0.0000	22421 0.0480	15030 0.0521	7391 0.0412	0.0000
Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 9: 16 KB instruction	0 1434944 3.0699 825920 4.6092 2260864 4.8368 a cache, 64B block	and 8-way associ	ative mapped			
l1-dcache Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total	467428 1.0000	0.0000	467428 1.0000	288238 0.6166	179190 0.3834	0.0000
					0.505	0.0000
Demand Misses Demand miss rate	32318 0.0691	0.0000	32318 0.0691	22811 0.0791	9507 0.0531	0.0000
					9507	0
Demand miss rate Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 10: 16 KB data cacc	0.0691 0 2068352 4.4250 1173504 6.5489 3241856 6.9355	0.0000	0.0691		9507	0
Demand miss rate Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches)	0.0691 0 2068352 4.4250 1173504 6.5489 3241856 6.9355	0.0000	0.0691		9507	0
Demand miss rate Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 10: 16 KB data cacc	0.0691 0 2068352 4.4250 1173504 6.5489 3241856 6.9355 he, 64B block and	0.0000 8-way associative	0.0691 mapped	0.0791	9507 0.0531	0.0000
Demand miss rate Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) Figure 10: 16 KB data cacc l1-icache Metrics ————————————————————————————————————	0.0691 0 2068352 4.4250 1173504 6.5489 3241856 6.9355 he, 64B block and	0.0000 8-way associative Instrn 559159	0.0691 mapped Data	0.0791 Read	9507 0.0531 Write 	Misc

Figure 11: 16 KB instruction cache, 128B block and 8-way associative mapped

l1-dcache						
Metrics	Total	Instrn	Data	Read	Write	Misc
Demand Fetches	467428	0	467428	288238	179190	0
Fraction of total	1.0000	0.0000	1.0000	0.6166	0.3834	0.0000
Demand Misses	23144	0	23144	15943	7201	0
Demand miss rate	0.0495	0.0000	0.0495	0.0553	0.0402	0.0000
Multi-block refs	0					
Bytes From Memory	2962432					
(/ Demand Fetches)	6.3377					
Bytes To Memory	1742336					
(/ Demand Writes)	9.7234					
Total Bytes r/w Mem	4704768					
(/ Demand Fetches)	10.0652					

Figure 12: 16 KB data cache, 128B block and 8-way associative mapped

Block Size		Miss Rate		
(Byte)		(Directed)		Miss Rate (8-way)
	32		0.0475	0.0303
	64		0.0333	0.0221
	128		0.0252	0.0177

Table 1: summary of instruction caches with variable cache size and block size

Block Size		Miss Rate		
(Byte)		(Directed)		Miss Rate (8-way)
	32		0.0698	0.0479
	64		0.0691	0.0480
	128		0.0708	0.0495

Table 2: summary of data caches with variable cache size and block size




Figure 13




Figure 14

The figure 13 and 14 show the trends of miss rate as block size increases for instruction caches and data caches respectively. The orange line represents direct mapped cache, and the blue line is 8-way associativity. As we can see, the miss rates of instruction caches decrease as block size increases because the larger block size have more instruction data. 8-way associative cache has smaller miss rates than direct mapped cache. For data cache, the miss rates keep stable as block size increases. The miss rate of 8-way associative cache is lower than direct mapped cache. Associative cache avoids much more both instructions and data being replaced. For those data with the same set index, they can be set into a new place in cache but replace the existing data.

(B)

1. Assume widths of address fields is 32 bits

 $\#sets = 16KB / (2 * 32) = 256 = 2^8$

Blocksize = $16 = 2^4$

Tag bits = 32 - 8 - 4 = 20

1 ug 01ts - 32 0	. 20			
Address stream	Tag (hex)	Index (hex)	Block offset	comment
(hex)			(hex)	
0X00000 00 0	0X00000	0X00	0X0	miss
0X00001 00 0	00001	00	0	miss
0X00000 00 0	00000	00	0	hit
0X00000 00 0	00000	00	0	hit
0X00002 00 0	00001	00	0	Miss/rep

To touch every cache set exactly 5 times, three of them use totally same address and the rest two change the tag address. The last address will replace the existing data in cache by LRU policy. Do the same steps but only change index address for 256 times to ensure each set is touched exactly 5 times.

2. Assume widths of address fields is 32 bits and assoc is n #sets = 16KB / (n * 32)Blocksize = $16 = 2^4$

Address stream	Tag (hex)	Index (hex)	Block offset	comment
(hex)			(hex)	
0X00000 00 0	0X00000	0X00	0X0	miss
0X00001 00 0	00001	00	0	miss
0X00002 00 0	00002	00	0	miss
0X00003 00 0	00003	00	0	miss
0X00004 00 0	00004	00	0	Miss/rep
0X00001 00 1	00001	00	1	miss

Only change the tag part of address periodically. Use the same tag address but change block offset to see whether it hit. The period of changing tag address increases gradually until the address with used tag address misses. Through the period, the associativity of the cache can be calculated.

2.

Major findings:

- 1) Using causal profiling enable effectively improve performance tuning by 68% through observing the results of case studies about 2 real applications and six PARSEC benchmarks.
- 2) Based on the case studies ferret and dedup, causal profiling (Coz's predictions) is highly accurate.
- 3) Coz's overhead is low enough to be used in practice depending on the result that Coz's profiling overhead is 17.6% on average.

Performance improvement is an important index to assess code optimization. As a software casual profiler, Coz not only improves software performance, but also has high accurate. It means a lot for software developers and improves software running efficiency. It is common that a computer has multiple cores nowadays. The improvement of profiling can same much running time. Several case studies and benchmarks confirm the truth of findings.

3. Victim caching is designed as loading a small full-associative cache which catch those entries replaced from cache level 1 to decrease conflict misses. When a data hits in the victim cache but direct-mapped cache, the cache line matched in the victim cache and a cache line in the direct-mapped cache swapped.

Victim cache improves the percentage of conflict misses removed, especially for the benchmarks have conflicting long sequential reference streams.

A direct-mapped cache with a 2-entry victim cache has a better performance than a 2-way set associative cache.

Victim cache has a better performance than miss cache in terms of the overall reduction in miss rate.

- 4.
- a) The dynamic insertion policy is designed to reduce cache misses by choosing between LRU Insertion Policy and Bimodal Insertion Policy depending on which incurs fewer misses. Through using the dynamic insertion policy, the advantages and disadvantages of LIP and BIP can be balanced. LIP has good performance for high-locality workloads but it is memory-intensive and not adapt to changes in working set. BIP responses to the changes in working set and keeps the thrashing protection of LIP.
- b) Set dueling is a mechanism that arranges some cache sets to the LIP and BIP and chooses the policy performing better on the cache sets arranged. Set dueling is used to ensure that DIP implements without significant hardware overhead.
- 5. The key idea discussed in this paper is FLEXclusion, which can dynamically choose between exclusive and non-inclusive caches based on workload behavior.

Benefits: FLEXclusion effectively reduces LLC insertion traffic, power consumed and improve performance.

Downsides: The two options for FLEXclusion have similar coherence framework, inclusion and other modes can be considered in the future work.