EECE 7352: Computer Architecture
Quiz 3

Assume our traditional 5-stage pipeline (single instruction issue, in-order pipeline) with multi-port register file and memory. You can assume that bypassing is always enabled, and the register file is written in the first half of the cycle and read in the second half. The branch instruction (denoted with BR) is resolved in the second stage of the pipeline (ID stage) if the operands are ready. You can assume that registers and memory locations are appropriately initialized/modified such that the BR instruction is executed exactly three times in Q1 and Q2 (that is, the branch is taken the first two times and then, it "falls through"). The ground truth is that the branch is taken twice and falls through the third time.

Code Segment for Q1 and 2

```
LOCATION: SUB   R5, R2, R5
          LD    R1, #0(R5)
          BR    R1,  LOCATION
          MUL   R6, R7, R8
          ADD   R6, R7, R8
          SUB   R6, R7, R8
```

Q1. (4 points) Assume that we do not have any branch prediction capability (i.e., the branch is by default assumed to fall through until its condition has been fully evaluated). Do not assume any other branch related execution support (e.g., fetching from both paths, issuing multiple instructions, etc.) How many cycles does the given code segment take to execute?

Q2. (4 points) Assume that the branch instruction is predicted correctly every time. How many cycles does the given code segment take to execute?

Code Segment for Q3

```
for (i=0; i<100; i++) {
        c = 100;
        b = b + 2*a;
    }
```

Q3. (2 points) Can you re-write this piece of code to speedup the overall execution? You can assume that branch prediction is already perfect and variables (a, b, and c are appropriately initialized, and will be used after this snippet of the code).