
Introduction to Assembly and RISC-V

Reminders:


- Lab 1 released today
- Lab hours begin tomorrow
- Sign up for piazza

"General Purpose" Processor

- It would be highly desirable if the same hardware could execute programs written in Python, Java, C, or any high-level language
- It is also not sensible to execute every feature of a high-level language directly in hardware



Components of a MicroProcessor




MicroProcessor Structure / Assembly Language

- Each register is of fixed size, say 32 bits
- The number of registers are small, say 32 to 1997
- ALU directly performs operations on the register file, typically
 - $x_i \leftarrow Op(x_j, x_k)$ where $Op \in \{+, AND, OR, <, >, ...\}$
- Memory is large, say Giga bytes, and holds program and data
- Data can be moved back and forth between Memory and Register File using load and store instructions

Assembly (Machine) Language Program

- An assembly language program is a sequence of instructions which execute in a sequential order unless a control transfer instruction is executed
- Each instruction specifies an operation supported by the processor hardware
 - ALU
 - Load or Store
 - Control transfer: e.g., if xi < xj go to label l

Program to sum array elements



High Level vs Assembly Language

High Level Language

- 1. Complex arithmetic and logical operations
- 2. Complex data types and data structures
- Complex control structures - Conditional statements, loops and procedures
- 4. Not suitable for direct implementation in hardware

Assembly Language


- 1. Primitive arithmetic and logical operations
- Primitive data structures – bits and integers
- 3. Control transfer instructions
- 4. Designed to be directly implementable in hardware

tedious programming!


Instruction Set Architecture (ISA)

- ISA: The contract between software and hardware
 - Functional definition of operations and storage locations
- RISC-V ISA:
 - A new, open, free ISA from Berkeley
 - Several variants
 - RV32, RV64, RV128: Different data widths
 - 'I': Base Integer instructions
 - `M': Multiply and Divide™
 - 'F' and 'D': Single- and Double-precision floating point
 - And many other modular extensions
- We will design an RV32I processor, which is the base integer 32-bit variant

RISC-V Processor Storage







x0 hardwired to 0



Registers:

- 32 General Purpose Registers
- Each register is 32 bits wide
- x0 = 0

Memory:

- Each memory location is 32 bits wide (1 word)
 - Instructions and data
- Memory is byte (8 bits) addressable
- Address of adjacent words are 4 apart
- Address is 32 bits
- Can address 2³² bytes or 2³⁰ words.

RISC-V ISA: Instructions

- Three types of operations:

 - **Control Flow:** Change the execution order of instructions to support conditional statements and loops.

RIATIA RISC-V reference.

Computational Instructions

- Arithmetic, comparison, logical, and shift operations.
 - Register-Register Instructions:
 - 2 source operand registers
 - 1 destination register

1 desti	nation register	مارر	, 2/	por 10
		akchusing		(Vight is
Arithmetic	Comparisons	Logical _A	Shift	s shit withher
add, sub	slt, sltumbs	and, or, xor	sll, srl	, sra
■ Format	set less than set less than open dest, sro	1 unigh (-anb)	V(an-b)	6

- add x3, x1, x2
- $x3 \leftarrow x1 + x2$
- slt x3, x1, x2
- If x1 < x2 then x3 = 1 else x3
- and x3, x1, x2
- x3 ← x1 & x2
- s11 x3, x1, x2

 $x3 \leftarrow x1 \ll x2$

级将以后的 义之径, 角石部队

• Suppose: x1 = 00101; x2 = 00011 = 0与外状物数型之 add x3, x1, x2 Base 10 Base 2 111 00101 00011 01000 7神子23/所见 7神31多 Notice fixed sll x3, x1, x2 00101 Shift x1 left 10100 width by x2 bits

Register-Immediate Instructions

- One operand comes from a register and the other is a small constant that is encoded into the instruction.
 - Format: oper dest, src1, const
 - addi x3, x1, 3
 - andi x3, x1, 3
 - slli x3, x1, 3

- $x3 \leftarrow x1 + 3$
- x3 ← x1 & 3
- x3 ← x1 << 3

Format	Arithmetic	Comparisons	Logical	Shifts
Register- Register	add, sub	slt, sltu	and, or, xor	sll, srl, sra
Register- Immediate	addi addi	slti, sltiu	andi, ori, xori	slli, srli, srai


- No subi, instead use negative constant.
 - addi x3, x1, -3

■ x3 ← x1 - 3

Instruction Encoding


22 regist ers

Register-Register Instruction Format





- fun bits encode the actual function (add, and, etc.)
- Register-Immediate Instruction Format



Compound Computation

- Execute a = ((b+3) >> c) 1;
 - 1. Break up complex expression into basic computations.
 - Our instructions can only specify two source operands and one destination operand (also known as three address instruction)
 - 2. Assume a, b, c are in registers x1, x2, and x3 respectively. Use x4 for t0, and x5 for t1.

```
addi x4, x2, 3
srl x5, x4, x3
addi x1, x5, -1
```


LUI

- Load upper immediate
 - Doesn't load anything from memory
 - Puts immediate value in the upper portion of a register
 - Appends 12 zeroes to the low end of the register
 - Supports getting constants that are larger than 12 bits into register-MANNI 2 MANNI 2 MAN
- lui x2, 0x3
 - x2 = 0x3000

Control Flow Instructions

- Need Conditional branch instructions:
 - Format: comp src1, src2, label → 共產黨機能地方
 - First performs comparison to determine if branch is taken or not: src1 comp src2
 - If comparison returns True, then branch is taken, else continue executing program in order.

Instruction	beq	bne	blt	bge	bltu	bgeu
comp	==	!=	<	≥	<	≥



Assume

$$x1=a; x2=b; x3=c;$$

Unconditional Control Instructions: Jumps

- jal: Unconditional jump and link
 - Example: jal x3, label
 - Jump target specified as label 想象账例也可用。
 - label is encoded as an offset from current instruction
 - Link (To be discussed next lecture): is stored in x3

```
20 bit immediate dest 1101111
```

- jalr: Unconditional jump via register and link
 - Example: jalr x3, 4(x1)
 - Jump target specified as register value plus constant offset
 - Example: Jump target = x1 + 4
 - Can jump to any 32 bit address supports long jumps

Performing Computations on Values in Memory


```
a = b + c

b: x1 \leftarrow load(Mem[0x4])

c: x2 \leftarrow load(Mem[0x8])

x3 \leftarrow x1 + x2

a: store(Mem[0x10]) \leftarrow x3
```



RISC-V Load and Store Instructions

- Address is specified as a <base address, offset> pair;
 - base address is always stored in a register
 - the offset is encoded as a 12 bit constant in the instruction
 - Format: lw dest, offset(base) sw src, offset(base)
- Assembly:

lw x1, 0x4(x0)
lw x2, 0x8(x0)
add x3, x1, x2
sw x3, 0x10(x0)

Behavior:

```
x1 \leftarrow load(Mem[x0 + 0x4])

x2 \leftarrow load(Mem[x0 + 0x8])

x3 \leftarrow x1 + x2

store(Mem[x0 + 0x10]) \leftarrow x3
```

Program to sum array elements


```
sum = a[0] + a[1] + a[2] + ... + a[n-1] (Assume 100 (address of base) already loaded into x10)
a [0] t b t b
```

```
lw x1, 0x0(x10)
lw x2, 0x4(x10)
add x3, x0, x0
```


loop:

lw x4, 0x0(x1)
add x3, x3, x4
addi x1, x1, 4
addi x2, x2, -1
bnez x2, loop

sw x3, 0x8(x10)



Main Memory



Pseudoinstructions

Aliases to other actual instructions to simplify assembly programming.

```
Pseudoinstruction: Equivalent Assembly Instruction: addi x2, x1, 0 ble x1, x2, label bge x2, x1, label

li x2, 3 addi x2, x0, 3

li x3, 0x4321 lui x3, 0x4 addi x3, x3, 0x321
```

Thank you!

Next lecture: Implementing Procedures in Assembly