


Schematic & Layout Deliberations

Boris Murmann

bmurmann@hawaii.edu


Output Bitstream

Plots by Wannasa:



- Bit patterns may differ between different computers
- This is not a problem, but somewhat expected
- The bit pattern is very sensitive to initial conditions and small rounding errors
- Two different bit patterns can lead to the same final digital output (after decimation)

Stage Testbench



NGSPICE

```
.param temp=27 per=20n vdd=1.2
.param vin=0.6 vlo=0.3 vhi=0.9 vd={vdd}
.option method=gear reltol=1e-4
```

```
.control
set wr_singlescale
set wr_vecnames
set color0 = white
tran 100p 60n
plot p2e vout
***
wrdata tb_stage_corners_tt.txt p2e vout
***
.endc
```

tt, ss, ff

MODEL

```
.lib $::SG13G2_MODELS/cornerMOSlv.lib mos tt
.lib $::SG13G2_MODELS/cornerCAP.lib cap typ
.inc $::PDK_ROOT/sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice
```




Boris Murmann

/foss/designs/tb_stage_corners.sch

2024-04-03 03:06:35


Output with per = 80ns

https://github.com/bmurmnn/EE628/blob/main/5_Design/3_Real_circuits/tb_stage_corners.ipynb




Dynamic Error

$$\text{Error} = (\text{value}(t) - \text{final}) / \text{final}$$



Droop due
to gate
leakage?

Inverter Gate Leakage Simulation



COMMANDS

```
.param temp=27

.control
dc Vin 0.2 1 1m
set color0 = white
plot i(Vin)
.endc
```

MODEL

```
.lib $::SG13G2_MODELS/cornerM0S1v.lib mos_tt
```


XSCHEM

Boris Murmann


/foss/designs/tb_inv_leak.sch

2024-04-06 03:47:23

TT



FF



$$\Delta V = \frac{\Delta t \times I}{C} = \frac{30ns \times 500pA}{100 fF} = 150\mu V$$

$$\frac{150\mu V}{800mV} = 0.0002 = 0.02\%$$

Explains the observed droop

How Slow Can We Go?


- We will lose the inverter operating point if we drift by voltages on the order of 100mV at the gate (driven by 100fF capacitor)

$$\Delta t = \frac{C \times \Delta V}{I} = \frac{100fF \times 100mV}{500pA} = 20\mu s$$

$$f_{clk,min} = \frac{1}{2\Delta t} = 250kHz$$

The figure displays a complex multi-layer PCB layout. It includes several large rectangular pads with diagonal hatching, likely representing copper pours or specific material regions. Numerous small, detailed component footprints are scattered across the board, some labeled with part numbers like '10K' and '100K'. The layout is organized into distinct functional areas, with components grouped together. The overall design is dense and intricate, typical of modern electronic packaging.

Schematic



A Few Tips

- Enlarge your drawing grid to simplify placement and routing at larger scales (e.g., as large as 50nm)
- Navigation → Zoom & Pan → On Paste → Don't Change View
- Use M1 and Poly only for extremely short routes between adjacent devices
- Decide on routing directions for upper metal layers, e.g., M2 vertical, M3 horizontal, etc.
- ...