Schematic Review


Boris Murmann bmurmann@hawaii.edu

Issue with IHP PyCells

KLayout: PMOS and NMOS have different GatPoly Layers #54




⊙ Open vkrahul77 opened this issue 4 days ago · 1 comment




Tentative Schedule

- Corrected PyCells (ASAP?)
- Beta version of LVS (~end of March)
- Beta version of PEX (?)
- Complete all layouts, LVS & DRC clean (~May 1)
- Final checks (with PEX?)
- GDS deadline (~May 20)


Stage




Stage Testbench




Timing Check







Timing Check




About 100 ps non-overlap; may want to increase number of delay inverters in clkgen

Timing Check







Toggle Data Input





Comparator with Interface Circuitry



Comparator Testbench









IDSM2


p1: Stage 1 samples, stage 2 redistributes, comparator samples, dd toggles (used by stage 1 during p2) p2: Stage 2 samples, stage 1 redistributes, comparator decides, d toggles (used by stage 2 during p1)



Important: The top-level schematic of your circuit should contain only elements that can be built on chip (Do not include any spice elements


IDSM2 Testbench





Basic performance test to runt: Simulate with three DC inputs, post-process bit steam with decimation filter, and verify that the three digital output samples lie on a straight line

Integrator Outputs



Always verify that integrators don't saturate

Power Consumption

Measurements for Transient Analysis

```
iavg_ana = -1.112856e-04 from= 0.000000e+00 to= 1.000000e-06 iavg_dig = -1.913604e-05 from= 0.000000e+00 to= 1.000000e-06
```

$$P = 1.2V(111\mu A + 19\mu A) = 156\mu W$$

- The reference design by Chae et al. consumes only 40 μW
- Optimization opportunities
 - Scale down stage 2
 - Share Vmid generator between stages (Chae likely does not count power of Vmid generation)

– ...