


Transistorized Integrator

Boris Murmann


bmurmann@hawaii.edu

Clock Generation Example



[A. Abo, "Design for Reliability of Low-voltage, Switched-capacitor Circuits," PhD Thesis, UC Berkeley, 1999]

My Design




XSCHEM

Boris Murmann
x1. /foss/designs/clkgen.sch


2024-02-25 01:42:27

- Will need to re-visit sizing once we have a good estimate of the load capacitances (including wire parasitics)

Testbench



➔ load waves Ctrl + left click



```
tp1e_p1      = 2.345060e-10
tp1_p2      = 1.594387e-10
```

NGSPICE

```
.param temp=27 vdd=1.2 per=20n cl=25f
.option method=gear2

.control
save all
tran 10p 15n
meas tran tple_p1 TRIG v(p1e) VAL=0.6 FALL=1 TARG v(p1) VAL=0.6 FALL=1
meas tran tp1_p2 TRIG v(p1) VAL=0.6 FALL=1 TARG v(p2) VAL=0.6 RISE=1
write tb_clkgen.raw
.endc
```

MODEL


```
.lib $:SG13G2_MODELS/cornerMOSlv.lib mos tt
.inc /foss/pdks/sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice
```

XSCHEM

Boris Murmann
/foss/designs/tb_clkgen.sch


2024-02-25 01:43:02

Integrator Prototype




- Sizing based on considerations from lectures 10-13
 - Kept inverter a bit larger to improve settling

Splitting Transistors into Multiple Fingers




$W = 5u$
 $L = 1u$
 $ng = 1$



$W = 10u$
 $L = 1u$
 $ng = 2$

Starting Point With Ideal Switches ($R_{on} = 5 \text{ k}\Omega$)








Boris Murmann

x1. /foss/designs/integ_ideal_sw.sch

2024-02-25 20:45:52

Testbench



NGSPICE

```
.param temp=27 vdd=1.2 per=20n
.model mysw SW vt={vdd/2} ron=5k roff=10gig
.option method = gear2 reltol=1e-5
```

```
.control
save all
tran 10p 50n
set color0 = white
plot vout
plot v(x1.vx1,x1.vx2)
plot v(vout,x1.vx4)
.endc
```

MODEL

```
.lib $:SG13G2_MODELS/cornerM05lv.lib m05_tt
.inc /foss/pdks/sg13g2/libs.ref/sg13g2_stdcel
```




Boris Murmann



/foss/designs/tb_integ.sch

2024-02-25 20:46:27


Voltage Across Sampling Capacitor




Voltage Across Integration Capacitor & Integrator Output



Longer Simulation



Next Step With 3 Ideal Switches





Boris Murmann

```
x1. /foss/designs/integ_three_ideal_sw.sch
```


2024-02-25 21:42:03

Voltage Across Sampling & Integration Capacitor



Reset switch
charge injection

Next Step With Real Switches




XSCHEM


Boris Murmann
x1. /foss/designs/integ.sch

2024-02-25 22:16:28

Voltage Across Sampling Capacitor & Output Voltage




Goes negative due to charge injection




Integration increment larger due to charge injection


Determining the Input Offset



Output for $V_{in} = -39 \text{ mV}$



Output for $V_{in} = -39 \pm 10$ mV



Output for $V_{in} = -39 \pm 10$ mV

