
## **Amplifier**

# Boris Murmann <a href="mailto:bmurmann@hawaii.edu">bmurmann@hawaii.edu</a>



Stored on C3 during \$1

### **Technique Used in Our Template Design**






Fig. 4. Inverter-based SC integrator. (a) Sampling phase. (b) Integration phase.

Note: This approach addresses both offset & finite gain

Y. Chae et al., "A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel ADC Architecture," in IEEE Journal of Solid-State Circuits, Jan. 2011. https://ieeexplore.ieee.org/document/5641589






Note:  $v_{o2}$  dips down a little during  $\phi 1$  during the finite gain; the  $\phi 2$  value is what matters

## **Numbers in Template Design**

- Amplifier gain = 35 dB (56)
- Effective amplifier gain with enhancement = 50 dB (316)
- Improvement ~ 5.6x
- Conversion rate = 440 kHz
- Clock rate = 48 MHz
- Oversampling ratio M = 48 / 0.44 = 110
- Effective gain is about 3x larger than oversampling ratio
  - I have mentioned 1x as a design boundary (q-noise explodes)

#### **Inverter Gain in Our Technology**



#### COMMANDS

```
.param temp=27
.param Wn=4u Wp={2*Wn} L=0.13u

.control
dc Vin 0.2 1 1m
alterparam L=1.5u
reset
dc Vin 0.2 1 1m
plot dc1.vout dc2.vout
plot deriv(dc1.vout) deriv(dc2.vout)
.endc
```

#### MODEL


.lib \$::SG13G2 MODELS/cornerMOSlv.lib mos tt



Boris Murmann

/foss/designs/tb\_inv\_gain.sch

2024-02-07 21:43:41



### **Next Steps**

- Build integrator with inverter
  - Make sure circuit is practical (using VMID instead of GND, etc.)
  - Use reasonably large L for good initial gain
- Verify operation and see how much "effective gain" we can achieve
  - Compare response to idealized circuit without gain enhancement.
     Adjust VCVS gain until responses are equal → effective gain
  - Note that the improvement may be somewhat less than expected due to the inverter input capacitance
  - See Chae's paper for details