

GVISION200\_SCH\_TOP

FPGA\_POWER\_SUPPLY  
FPGA\_POWER\_SUPPLY.SchDoc

FPGA\_PSU  
FPGA\_PSU.SchDoc

FPGA\_CONFIG&CLOCK  
FPGA\_CONFIG&CLOCK.SchDoc

CAMERA\_LINK  
CAMERA\_LINK.SchDoc

SENSOR  
SENSOR.SchDoc

FPGA\_DDR3  
FPGA\_DDR3.SchDoc



DDR3\_1  
DDR3\_1.SchDoc

USB3\_0  
USB3\_0.SchDoc




U\_REVISION\_HISTORY  
REVISION\_HISTORY.SchDoc

Title		
Size	Number	Revision
A2		
Date:	2016/3/29	Sheet of
File:	E:\CMOS IMAGE SENSOR PROJ\GVISION200_SCH\GVISION200_SCH_TOP_3.1.SchDoc	

FPGA\_POWER\_SUPLY












Main Power Supply connection




Title		
Size	Number	Revision
A3		
Date:	2016/3/29	Sheet of
File:	E:\CMOS_IMAGE_SENSOR_PROJECT\FPGA_POWER_SUPPLY.SchDoc	

FPGA\_PSU




Title		
Size	Number	Revision
A3		
Date:	2016/3/29	Sheet of
File:	E:\CMOS_IMAGE_SENSOR_PRJ\FPGA_PSU_SchDoc	



**when FPGA is configuring, CE=0/OE=1/BUSY=0(PARALLEL MODE)/CF=1**

## Global Clock




Title		
Size A3	Number	Revision
Date:	2016/3/29	Sheet of
File:	E:\CMOS IMAGE SENSOR PROJ\FPGA\DDR\64bit\Doc	







## CAMERALINK\_INTERFACE



NOTE:CL\_SERTC\_N CL\_SERTC\_P












DDR3\_1 SDRAM 1Gbit




Cannot open file Z:\Altium Designer LIB\ \ LOGO \QQ 2014030711112 3.jpg	Title:		
	Coments:		
	Author:	Date:	Projects:
	Sheet of:	Version:	
Company: 长春长光辰芯光电技术有限公司 (Gpixelinc) <a href="http://www.gpixelinc.com">www.gpixelinc.com</a>			

DDR3\_2 SDRAM 1Gbit




DDR3\_SDRAM Decoupling



Title		
Size	Number	Revision
A3		
Date:	2016/3/29	Sheet of
File:	E:\CMOS_IMAGE_SENSOR_PROJ\DDR3_2	Drawn By:


















Revision History(Compared to V2.0 V3.0)

Data	Revision
2015 07 31	1 G200 image sensor socket 2 VDD18D VDD18D VDD18AD 1.8V 3 TX_H 4 Image lag Test IO, LED 5 Flash 1.8V LT_1761 LDO 6 PCB 246mm*185mm 7 FPGA_VBATT FPGA_2.5V 8 FPGA_1.2V USB_1.2V 9 4.7uF 100nF 100uF
2015 08 13	1 J1--J6 2 CLKIN_P&CLKIN_N 100Ω 3 VTDDR LVDS2 VCC
2016 01 30	1 VDD18 2 RST HDR TX1 TX2 1KΩ 3 +5V TVS LTM4628 LTM4616 4 ROW<011>


	Title:		
	Coments:		
	Author:	Date:	Projects:
	Sheet of:	Version:	
Company: 长春长光辰芯光电技术有限公司 (Gpixelinc) <a href="http://www.gpixelinc.com">www.gpixelinc.com</a>			



SENSOR\_POWER\_SUPPLY



RAMP\_VSIG  
RAMP\_VREF  
VTREF\_DRIV  
VREF

		Title:	
		Comments:	
Author:	Date:	Projects:	
Sheet of:	Version:		
Company: 长春长光辰光电技术有限公司 (Gpixelinc) <a href="http://www.gpixelinc.com">www.gpixelinc.com</a>			

