Name:	SID:	Grade:

CS 3224 Lab 5

SR NOR Latch and Sequential Logic Design

In this lab, you will be designing sequential logic circuits using Xilinx ISE tool. This lab worksheet along with your circuit design (from ISE), test bench and simulation wave forms (from ISim) will be inspected by the instructor in the lab.

1. Draw an SR NOR latch in the following box.

check

2. There are two inputs (S and R) and two outputs (Q and \bar{Q}). Fill in the following state transition table or characteristic table for the SR NOR latch.

S	R	Q	$ar{Q}$
0	0		
0	1		
1	0		
1	1		

check	

3.	Start	Xilinx	ISE	and	open	myProject.	Add	a	new	schematic	source	with	the	name
	"myN	NORL at	ch2"	and	draw	the SR NOR	Rlatch	c	ircuit.	Note you	can us	se Qba	r, or	Qn to
	name	\bar{Q} . Syn	thesiz	ze the	circu	it. Note that	you n	ay	need	to manuall	y add t	the fee	dbac	k wire.

Ī	check	

4. Add a test bench for the myNORLatch2 with the name myNORLatch2_tb. Edit the test bench with 4 stimuli test cases and add 4 assert statements for them. Simulate the circuit and check the simulation wave forms accordingly.

check	

5. Modify the SR NOR latch to a clocked D-latch. A clocked D-latch is a data latch based on the SR NOR latch. There are two inputs: *D* and *clock*. The outputs will still be *Q* and \bar{Q} . When the *clock* is zero, the D-latch remains its state. When the *clock* is one, the output *Q* will set to the input *D*. We will add a pre-circuit for the SR NOR latch to build a D-latch. Therefore, the outputs of the pre-circuit should drive the SR NOR latch based on the above semantics. Fill in the following characteristic table for the pre-circuit.

D	clock	S	R
0	0		
0	1		
1	0		
1	1		

check	

6.	Based on the truth table of the pre-circuit, draw the clocked D-latch circuit is box. Note that the restricted input combination has been removed.	n the fo	ollowing
			check
7.	Add a new schematic source for the D-latch with the name "myDNOs myProject in ISE. Create a simulation test bench with the name "myDNOs the D-latch module, add 4 stimuli test cases, place an assert-report stateme case, and run and verify the simulation.	RLatch	_tb" for