Learn RISC-V CPU Implementation and BSV

(BSV: a High-Level Hardware Design Language)

Rishiyur S. Nikhil

L7: BSV: Modules and Interfaces



1/40

Reminders


Please git clone or git pull: https://github.com/rsnikhil/Learn_Bluespec_and_RISCV_Design

```
./Book_BLang_RISCV.pdf
 Slides/
      Slides_01_Intro.pdf
     Slides_02_ISA.pdf
 Doc/Installing_bsc_Verilator_etc.{adoc,html}
 Exercises/
     Ex_03_B_Top_and_DUT/
     Ex_03_A_Hello_World/
 Code/
      src_Common/
      src_Drum/
      src Fife/
      src_Top/
      . . .
```

To compile and run the code for exercises, Drum and Fife, please make sure you have installed:

- bsc compiler (see https://github.com/B-Lang-org/bsc)
- Verilator compiler (see https://www.verilator.org/)

Chapter Roadmap



Flow of information between stages in Drum and Fife





Table of Contents

- Generic Information on Modules and Interfaces
- 2 Registers
- Register Files
- FIFOs
- 5 Polymorphic and Monomorphic Types


Generic Information on Modules and Interfaces

BSV: What's in an Interface Declaration?




17: BSV: Modules and Interfaces

BSV: What's in a Module Declaration?




BSV: What's in a Rule?



BSV: What's in an Interface Definition?


```
method arguments
                                                             method condition ("implicit condition")
     method name
method Action init ( Initial_Params initial_params ) if ( ! rg_running );
              <= initial_params.pc_reset_value;
 ra pc
                                                                                  method body
                                                                                  (Action and ActionValue methods can contain Actions:
 rg running <= True;
                                                                                   Value methods cannot contain Actions)
endmethod
method Bit #(XLEN) read_epc;
                                                                                  return statement
                                                                                  (in Value-methods and ActionValue methods
 return csr_mepc;
                                                                                   but not in Action methods)
endmethod
```

BSV: Static elaboration



17: BSV: Modules and Interfaces

BSV: Module interaction



BSV: Generating a Verilog module for a **BSV** module

By default, wherever we have an instantiation of a module FOO, the *bsc* compiler *inlines* the corresponding FOO module definition at that place. As a consequence, there will be no trace of module FOO in the generated Verilog.

We can place a "(* synthesize *)" attribute just before a module declaration:

```
(* synthesize *)
module mkCPU (CPU_IFC);
...
endmodule
```


- Makes the bsc compiler generate a Verilog module for mkCPU.
- Wherever mkCPU is instantiated, bsc will instantiate that Verilog module there, instead of inlining it.

CAVEAT: all BSV modules can be inlined, but not all BSV modules can be converted into Verilog:

- The inputs and outputs of a Verilog module are all wires, carrying bit-vectors.
- In **BSV**, a parameter/result of a module may have a type with no bit-vector representation; for example, the Integer type (unbounded mathematical integers). Inlining this module may reveal that this parameter is used in a way that does not need a bit-vector.

BSV: Hardware interfaces

General hardware scheme for each BSV method, depending on its output type:



- All methods have an output READY signal. The method can be invoked only when READY=1.
- Side-effecting methods (output types Action, ActionValue #(t)) have an input ENABLE signal. The side-effect only occurs on clock edges when ENABLE=1.
- A method argument is an input bus.
- A method result is an output bus.

READY/ENABLE signaling is fundamental for implementing **BSV**'s compositional rule-based behavioral semantics (rule conditions, method conditions, rule atomicity).

4□ > 4ⓓ > 4≧ > 4≧ > ½ → 9

14 / 40

BSV: Hardware interfaces: modeling Verilog/SystemVerilog ports

One can attach attributes "always_ready" and "always_enabled" to a **BSV** method, eliminating the READY and/or ENABLE signals, respectively (see documentation).

Note: the bsc compiler will check that these attribute-assertions are true.

It is easy to model Verilog/SystemVerilog module ports:

- A BSV method with 0 arguments (no inputs) and 1 result (output bus) that is always-ready becomes a simple Verilog/SystemVerilog output port.
- A BSV Action method (no output) with 1 argument (input bus), that is always-ready and always-enabled becomes a simple Verilog/SystemVerilog input port.

These are frequently used for BSV modules that must interface with external Verilog/SystemVerilog IP.

15 / 40

© R.S.Nikhil Learn CPU design & BSV L7: BSV: Modules and Interfaces

Registers

BSV library: Registers

Registers are the simplest "state elements" (entities that have state, i.e., that store or retain values over time).

In BSV, registers are just pre-defined modules.

(In Verilog/System Verilog, registers are special primitives, not modules.)

The pre-defined "Reg" interface is an interface with two methods:

```
interface Reg #(t);
  method t _read();
  method Action _write (t x);
endinterface
```

"mkReg" and "mkRegU" are pre-defined BSV modules for registers (instantiated just like user-defined modules). Examples:

```
Reg #(Bit #(XLEN)) rg_pc <- mkReg (0); // 0 is the reset value
Reg #(Bit #(XLEN)) rg_pc <- mkRegU;</pre>
                                         // unspecified reset value
```

BSV registers are strongly-typed.

A Reg #(Bit #(XLEN)) cannot contain a Bool value, or a Mem_Req value, or ... any value whose type is not Bit #(XLEN) (unlike Verilog/System Verilog, where all registers just hold bit-vectors).

BSV: Syntactic shorthands for reading and writing registers

Because register access is so frequent, BSV provides some syntactic shorthands for regsiter-method invocations:

rg_pc + 4
rg_pc <= v

is shorthand for

rg_pc._read + 4
rg_pc._write (v);

Example:

is shorthand for

Register Files

BSV library: Register Files

A Register File module is an array of n registers.

Unlike a collection of n individual registers, where we can simultaneously read and write all of them, a register file is organized and accessed like a memory, through a read and write interface.

- To read the jth register, we must give it the register index j (like a "memory address").
 The standard BSV register file module has 5 read-ports, i.e., up to 5 registers can be read simultaneously (no matter how many registers are in the register file).
 - Note: in RISC-V, we need to read rs1 and rs2 simultaneously.
- To write the j^{th} register, we must give it the register index j and the value v to be written.

A synthesis tool might implement a register file using an SRAM, instead of individual registers and muxes.

© R.S.Nikhil Learn CPU design & BSV L7: BSV: Modules and Interfaces 20 / 40

BSV library: Register Files

```
(See "Bluespec Compiler (BSC) Libraries Reference Guide", Section "3.1.1 Register File".)
```

The RegFile interface:

"index_t" is the type for the index (for RISC-V, with 32 registers, we use Bit#(5)).

```
BSV register files are strongly typed, just like individul registers. (In Verilog/SystemVerilog, where register files just hold bit-vectors.)
```

"mkRegFile" and "mkRegFileFull" are pre-defined **BSV** modules for register files (instantiated just like user-defined modules).

Examples:

```
RegFile #(Bit #(5), Bit #(XLEN)) gprs <- mkRegFile (1, 31); // 31 registers; addrs 1..31

RegFile #(Bit #(5), Bit #(XLEN)) gprs <- mkRegFileFull; // 32 registers; addrs 0..31
```

4 D > 4 A > 4 B > 4 B >

21 / 40

[&]quot;data_t" is the type of value stored in each of the registers (for RISC-V, this is Bit#(XLEN).

FIFOs

BSV library: FIFOs

FIFO modules hold queues of items.

We can enqueue an item on one end of a FIFO.

At the other end of the FIFO, we can examine the first element, and/or dequeue (remove) an item.

A pre-defined FIFO interface in the **BSV** library:

```
interface FIFOF #(t):
  method Bool notEmpty;
  method Bool notFull:
  method t first:
  method Action deg:
  method Action eng (t x);
  method Action clear; // Empty the FIFO
endinterface
```

BSV FIFOs are strongly typed. E.g., a FIFOF #(Mem_Reg) cannot hold Mem_Rsps.

The first and deg methods ("output side") are enabled only when there is at least one item in the FIFO (it is not empty).

The eng method ("input side") is enabled only when there is space available in the FIFO (it is not full).

4 D > 4 A > 4 B > 4 B >

17: BSV: Modules and Interfaces

[&]quot;t" specifies the type of the elements in the FIFO.

BSV library: FIFO modules


"mkFIF0F" and "mkSizedFIF0F" are pre-defined **BSV** modules for FIFOs (instantiated just like user-defined modules). Examples:

```
// "small" capacity, used like single-register buffers
FIFOF #(Mem_Req) f_to_IMem <- mkFIFOF;
FIFOF #(Mem_Rsp) f_from_IMem <- mkFIFOF;

// Higher capacity
FIFOF #(RR_to_Retire) f_RR_to_Retire <- mkSizedFIFOF (8);</pre>
```

24 / 40

RISC-V (Fife): Balancing fork-join pipeline paths



Suppose we use a small (capacity 1) FIFO fd on the direct path from Fetch to Decode. After Fetch enqueues one item into fd and to memory, it will get stuck—fd is full, and will remain full until Decode receives the response from memory, when it will dequeue fd.

For Fetch to continue, fd needs higher capacity—equal to the number of items that may be "in flight" on the path to memory and back (memory requests, IMem, memory-responses). In other words, the two paths must be "balanced".

BSV library: A useful help-function

A useful function combining the first and deq methods:

```
function ActionValue #(t) pop (FIFOF #(t) fifo);
  actionvalue
    let x = fifo.first;
    fifo.deq;
    return x;
  endactionvalue
endfunction
```

So let y <- pop (fifo);

is equivalent to

let y fifo.first;
fifo.deq;

BSV library: SemiFIFOF interfaces for each end of a FIFO

When a FIFO is used for communication between two modules, it is enqueued in one module and dequeued in the other. Conceptually, each module uses only one end of the FIFO.

For this, it is useful to define interfaces representing one end of a FIFO:

Input end (where we enqueue):

```
interface FIFOF_I #(t);
  method Bool notFull();
  method Action enq (t x);
endinterface
```

Output end (where we dequeue), and associated pop_0 function:

```
interface FIFOF_0 #(t);
  method Bool notEmpty();
  method t first();
  method Action deq();
endinterface
```

```
function ActionValue #(t) pop_0 (FIFOF_0 #(t) fo);
  actionvalue
    let x = fo.first;
    fo.deq;
    return x;
  endactionvalue
endfunction
```

27 / 40

BSV library: transforming a FIFOF interface into a FIFOF_O interface

```
function FIFOF_O #(t) to_FIFOF_O (FIFOF #(t) f);
   interface FIF0F_0 #(Mem_Req) fo_IMem_req;
      method Bool notEmpty();
         return f.notEmpty;
      endmethod
      method t first():
         return f.first;
      endmethod
      method Action deq();
         f.deq;
      endmethod
   endinterface
endfunction
```

We can write a similar function transforming a FIFOF interface into a FIFOF_I interface.



Exercise break

Please see Appendix E, Exercise Ex-07-A-Interface-Transformers.

BSV library: Connecting FIFOs

In the parent CPU module:

```
module mkCPU (CPU_IFC);
...
// Instantiate Fetch and Decode stages
Fetch_IFC stage_F <- mkFetch;
Decode_IFC stage_D <- mkDecode;
...
// Connect the Fetch_to_Decode flow
Empty eifc <- mkConnection (stage_F.fo_Fetch_to_Decode, stage_D.fi_Fetch_to_Decode);
...
endmodule</pre>
```

BSV library: mkConnection

mkConnection is just another module, and could easily be written by the user if it were not pre-defined for the FIFOF_O and FIFOF_I interfaces.

In general, whenever there is pair of interface types that can and are frequently connected, we recommend defining mkConnection for those interfaces.

BSV library: mkConnection

Shorthand: in this line:

```
Empty eifc <- mkConnection (stage_F.fo_Fetch_to_Decode, stage_D.fi_Fetch_to_Decode);</pre>
```

Because this is an empty interface (has no methods) and is therefore never used, in **BSV** we can just omit the "Empty eifc <-" part:


```
mkConnection (stage_F.fo_Fetch_to_Decode, stage_D.fi_Fetch_to_Decode);
```

32 / 40

© R.S.Nikhil Learn CPU design & BSV L7: BSV: Modules and Interfaces

BSV: FIFO connections between separately compiled modules

We frequently use the following scheme to make a FIFO connection between separately compiled modules:



33 / 40

The "modularity" benefits are discussed in the book, Section 17.5. Briefly:

- Despite there being two FIFOs, data can traverse from producer to consumer in 1 tick, as desired.
- The structure allows the producer and consumer to be compiled independently by bsc, with no "rule-scheduling" constraints leaking across stage boundaries.
- There are no combinational paths crossing the stage boundary (through the two FIFOs).
- The structure allows us to reason about (and prove) correctness of each stage completely independently of other stages.

Example: in Fife code (Code/src_Fife/)

- In S2_Decode.bsv, see f_Decode_to_RR instantiation and fo_Decode_to_RR sub-interface definition.
- In S3_RR_RW.bsv, see f_Decode_to_RR instantiation and fi_Decode_to_RR sub-interface definition.
- In CPU.bsv,

see instantiation of stage_D and stage_RR_RW
see: mkConnection (stage_D.fo_Decode_to_RR, stage_RR_RW.fi_Decode_to_RR)

Polymorphic and Monomorphic Types

BSV: Polymorphic and Monomorpic Types

A *Polymorphic Type* is a type expression containing one or more type variables. Examples:

A Monomorphic Type (or a concrete type is a type expression that does not contain any type variables. Examples:

```
Reg #(Bool) Reg #(Int) Reg #(Mem_Req)
RegFile #(Bit #(5), Bit #(32)) GPRs_IFC #(32)
FIFOF_I #(Mem_Req)
FIFOF_O #(Mem_Rsp)

Note: all type identifiers here begin with upper-case letter
```

A polymorphic type reprsents all possible types we can get by substituting each type variable by any concrete type.



35 / 40

© R.S.Nikhil Learn CPU design & BSV L7: BSV: Modules and Interfaces



Exercise break

Please see Appendix E, Exercise Ex-07-B-Polymorphic-Types.

BSV: Synthesizable modules

Caveat:

Here we use the term "synthesize" to mean "generate Verilog", as opposed to in-lining.

Elsewhere, the term "synthesize" is used to mean "from RTL, generate FPGA LUTs/ASIC gates".

By default, a **BSV** module is *in-lined* wherever it is instantiated.

We can precede a module declaration mkFoo with "(* synthesize *)":

```
(* synthesize *)
module mkFoo (... interface type ...)
   ...
endmodule
```

Then, bsc will do the following:

- It will generate a corresponding Verilog module mkFoo
- At each place where mkFoo is instantiated, bsc will generate Verilog code to instantiate the Verilog module mkFoo, instead of in-lining.

BSV: Synthesizable modules

Not all **BSV** modules can be synthesized into Verilog, because some module parameter, method argument or method result may not be representable as a fixed-width bit-vector (which is needed to map it into a Verilog module port).

Example reason:

If a method in the **BSV** module's interface has an argument or result of polymorphic type, then **BSV** does not know what the width will be (and the width can be different at different instantiations with different concrete type).

Example reason:

If a method in the **BSV** module's interface has an argument or result of type Integer (unbounded mathematical integers), then **BSV** cannot fix a specific width for this bus.

Example reason:

A BSV module's parameter can be another BSV module. E.g.,, the parameter may be a particular FIFO module (mkFIF0F, mkSizedFIF0F(n), ...) to be used inside another module. There is no corresponding concept in Verilog/SystemVerilog.

However, all **BSV** modules can be inlined, and the containing module may be synthesizable into Verilog (e.g., because a polymorphic type has become concrete at this instance, or an Integer parameter is now only used in a statically resolvable context).

We recomend using the "(* synthesize *)" attribute wherever possible because it will make Verilog debugging easier, and can help in downstream synthesis tools (e.g., place and route).

If we have a polymorphic module, we can always make one or more monomorphic instances of that module; each of these may then be synthesizable into Verilog (see Section 7.6.1 in book for an example).

© R.S.Nikhil Learn CPU design & BSV L7: BSV: Modules and Interfaces

38 / 40



Exercise break

Please see Appendix E, Exercise Ex-07-C-Synthesizable-Modules.

End

