Learn RISC-V CPU Implementation and BSV

(BSV: a High-Level Hardware Design Language)

Rishiyur S. Nikhil

L6: RISC-V: Core functions for ISA execution





Reminders

Please git clone: https://github.com/rsnikhil/Learn_Bluespec_and_RISCV_Design (git pull for latest version). Repsitory structure:


```
./Book_BLang_RISCV.pdf
 Slides/
     Slides 01 Intro.pdf
     Slides_02_ISA.pdf
 Exercises/
     Ex-03-A-Hello-World/
     Ex-03-B-Top-and-DUT/
      . . .
 Code/
     src Top/
     src_Drum/
     src Fife/
      src Common/
 Doc/Installing_bsc_Verilator_etc.{adoc.html}
```

- Slides and Exercise are numbered in sync with book Chapter numbers.
- For Exercises, please see Appendix E of the book.
 Some (not all) exercises have associated code in the Exercises/ directory.

To compile and run the code for exercises, Drum and Fife, please make sure you have installed:


- bsc compiler (see https://github.com/B-Lang-org/bsc)
- Verilator compiler (see https://www.verilator.org/)

Chapter Roadmap



1.6: RISC-V: Core functions for ISA execution

Flow of information between stages in Drum and Fife



The green annotations indicate the type of information flowing on each arrow. Each of these is a "struct" type (also known as a "record"): a heterogeneous grouping of fields of various types.

Table of Contents

- Fetch
- 2 Decode
- Oispatch
- Execute Control
- Execute Int

fn_Fetch

Excerpts shown in next few slides.

Please also view the actual code in: Code/src_Common/Fn_Fetch.bsv

Inputs and outputs of fn_Fetch

Direct output from fn_Fetch to Decode:

```
typedef struct {
   Bit #(XLEN) pc;
   ...
   Bit #(64) inum; // for debugging only
} Fetch_to_Decode
deriving (Bits, FShow);
```

Overall output of fn_Fetch

```
typedef struct {
   Fetch_to_Decode to_D;
   Mem_Req mem_req;
} Result_F
deriving (Bits, FShow);
```

fn_Fetch

```
src Common/Fn Fetch.bsv: line 34 ... _
function ActionValue #(Result F)
         fn_Fetch (Bit #(XLEN) pc,
                   Bit #(64)
                                inum.
   actionvalue
     Result_F y = ?;
     // Info to next stage
      v.to_D = Fetch_to_Decode {pc:
                                              pc.
     // Request to IMem
     y.mem_req = Mem_Req {req_type: funct5_LOAD,
                           size:
                                    MEM 4B.
                           addr:
                                    zeroExtend (pc),
                           data: ?.
                           // Debugging
                           inum:
                                     inum,
                           . . .
     return v:
   endactionvalue
endfunction
```

fn_Fetch is actually a pure function

fn_Fetch is actually a pure (side effect-free) function and could have been written without ActionValue#():

We write it this way only to make it easy to add \$display() statements for debugging in case we need them (when ActionValue#() would be necessary).



Exercise break

Please see Appendix E, Section Ex-06-A-Fetch.

fn_Decode

Excerpts shown in next few slides.

Please also view the actual code in: Code/src_Common/Fn_Decode.bsv

Output of fn_Decode

```
src_Common/Inter_Stage.bsv: line 48 ... ___
typedef struct {Bit #(XLEN)
               Bool
                           exception; // Fetch exception/ decode illegal instr
               Bit #(4)
                           cause:
               Bit #(XLEN) tval:
               // If not exception
               Bit #(XLEN) fallthru_pc;
               Bit #(32)
                           instr:
               OpClass
                           opclass;
               Bool
                           has_rs1;
               Bool
                           has_rs2;
               Bool
                           has_rd;
               Bool
                           writes_mem:
                                         // All mem ops other than LOAD
               Bit #(XLEN)
                           imm:
                                         // Canonical (bit-swizzled)
   . . .
} Decode_to_RR
deriving (Bits, FShow);
```

Fields of struct Decode_to_RR

- The current PC: will be needed by BRANCH, JAL, AUIPC to compute a target address relative to the current PC.
- Was there an exception (Fetch memory error, or instruction is not legal)? If so, what was the cause?
- If no exception, what is the fall-through PC (needed for next-PC update for most instructions, and for saved-PC ("return address") for JAL/JALR).
- What is the instruction? What is its broad classification: Control (Branch or Jump)? Integer Arithmetic or Logic?
 Memory Access? This will help in choosing the execute stage pipeline.
- Does it have zero, one or two input registers ("rs1" and "rs2")? If so, which ones? This will help the Register-Read stage in reading registers and, for Fife, for managing "hazards".
- Does it have zero or one output registers ("rd")? If so, which one? This will help the final Register Write stage in writing back a value to a register.
- Does it write memory? In Fife, where we do speculative writes to memory, this will help the Retire stage commit (finalize) those writes.
- What is the "immediate" value, if any (after untangling all different ways in which bits are permuted in different formats of instructions.

Fields of struct Decode_to_RR

Some Decode_to_RR fields, such as has_rs1, are used in later stages, and could be computed there from instr; so why compute them here in Decode?

- If something is needed in more than one stage, computing it once and carrying the value forward can save some hardware cost (gates). It also incurs a hardware cost: we have to allocate state elements for the carried value in each inter-stage buffer/FIFO.
- Wherever something is computed, it adds to combinational delay for that stage (lowering achievable clock speed).

The decision between compute-and-carry vs. compute later is a balancing act between these kinds of considerations.

fn_Decode

Please view the actual code in: Code/src_Common/Fn_Decode.bsv



Exercise break

Please see Appendix E, Section Ex-06-B-Decode.

fn_Dispatch

Excerpts shown in next few slides.

Please also view the actual code in: Code/src_Common/Fn_Dispatch.bsv

Partial output of fn_Dispatch: direct to Retire

```
src_Common/Inter_Stage.bsv: line 81 ... _
typedef struct {Exec_Tag
                                      // ''flow'' for this instr
                            exec tag:
               Bit #(XLEN)
                            pc;
                            has rd: // From RR
               Boo1
                            writes mem: // From RR
               Bool
                            exception; // Fetch exception, decode illegal instr
               Bool
               Bit #(4)
                            cause:
               Bit #(XLEN)
                           tval:
               // If not exception
               Bit #(32) instr:
               Bit #(XLEN) fallthru_pc;
               Bit #(XLEN) rs1_val: // For CSRRXX instrs
               . . .
               Bit #(64)
                                             // for debugging only
                            inum:
} RR_to_Retire
deriving (Bits, FShow);
```

Partial output of fn_Dispatch: to Execute-Control

```
src_Common/Inter_Stage.bsv: line 109 ... _
typedef struct {Bit #(XLEN)
                            pc;
                Bit #(XLEN)
                             fallthru_pc;
               Bit #(32)
                             instr;
               Bit #(XLEN) rs1 val:
               Bit #(XLEN) rs2_val;
               Bit #(XLEN)
                             imm:
                Bit #(64)
                             inum;
                                     // for debugging only
} RR_to_EX_Control
deriving (Bits, FShow);
```

Partial output of fn_Dispatch: to Execute-Integer ALU

```
src_Common/Inter_Stage.bsv: line 140 ...

typedef struct {Bit #(32) instr;
    Bit #(XLEN) rs1_val;
    Bit #(XLEN) rs2_val;
    Bit #(XLEN) imm;
    ...
} RR_to_EX
deriving (Bits, FShow);
```

Partial output of fn_Dispatch: to Execute-Integer ALU

```
typedef struct {Bit #(32) instr;
Bit #(XLEN) rs1_val;
Bit #(XLEN) rs2_val;
Bit #(XLEN) imm;
...
} RR_to_EX
deriving (Bits, FShow);
```

Full output of fn_Dispatch

fn_Dispatch

Please view the actual code in: Code/src_Common/Fn_Dispatch.bsv



Exercise break

Please see Appendix E, Section Ex-06-C-Dispatch.

fn_Ex_Control

Excerpts shown in next few slides.

Please also view the actual code in: Code/src_Common/Fn_Ex_Control.bsv

Output of fn_Ex_Control

```
typedef struct {Bool exception; // Misaligned BRANCH/JAL/JALR target
Bit #(4) cause;
Bit #(XLEN) tval;

Bit #(XLEN) next_pc;
Bit #(XLEN) data; // Return-PC for JAL/JALR

...
} EX_Control_to_Retire
deriving (Bits, FShow);
```

fn_Ex_Control

Please view the actual code in: Code/src_Common/Fn_Ex_Control.bsv



Exercise break

Please see Appendix E, Section Ex-06-D-Ex-Control.

fn_Ex_Int

Excerpts shown in next few slides.

Please also view the actual code in: Code/src_Common/Fn_Ex_Int.bsv

Output of fn_Ex_Int

```
src_Common/Inter_Stage.bsv: line 153 ...

typedef struct {Bool exception;
Bit #(4) cause;
Bit #(XLEN) tval;

Bit #(XLEN) data;
...
} EX_to_Retire
deriving (Bits, FShow);
```

fn_Ex_Int

Please view the actual code in: Code/src_Common/Fn_Ex_Int.bsv



Exercise break

Please see Appendix E, Section Ex-06-E-Ex-Int.

End

