### Learn RISC-V CPU Implementation and BSV


(BSV: a High-Level Hardware Design Language)

Rishiyur S. Nikhil

L5: **BSV** Structs; Memory requests and responses



### Flow of information between stages in Drum and Fife



The green annotations indicate the type of information flowing on each arrow. Each of these is a "struct" type (also known as a "record"): a heterogeneous grouping of fields of various types.

## Output from fn\_Decode to the next stage

```
src_Common/Inter_Stage.bsv: line 48 ... __
typedef struct {Bit #(XLEN)
               Bool
                            exception; // Fetch exception/ decode illegal instr
               Bit #(4)
                            cause:
               Bit #(XLEN) tval;
               // If not exception
               Bit #(XLEN)
                            fallthru_pc;
               Bit #(32)
                           instr:
               OpClass opclass:
               Bool
                           has_rs1;
               Bool .
                            has_rs2:
               Bool .
                            has_rd;
               Bool.
                            writes_mem; // All mem ops other than LOAD
               Bit #(XLEN)
                            imm: // Canonical (bit-swizzled)
 Decode_to_RR
deriving (Bits, FShow);
```

### Fields of struct Decode\_to\_RR

- The current PC: will be needed by BRANCH, JAL, AUIPC to compute a target address relative to the current PC.
- Was there an exception (Fetch memory error, or instruction is not legal)? If so, what was the cause?
- If no exception, what is the fall-through PC (needed for next-PC update for most instructions, and for saved-PC ("return address") for JAL/JALR).
- What is the instruction? What is its broad classification: Control (Branch or Jump)? Integer Arithmetic or Logic?
   Memory Access? This will help in choosing the execute stage pipeline.
- Does it have zero, one or two input registers ("rs1" and "rs2")? If so, which ones? This will help the Register-Read stage in reading registers and, for Fife, for managing "hazards".
- Does it have zero or one output registers ("rd")? If so, which one? This will help the final Register Write stage in writing back a value to a register.
- Does it write memory? In Fife, where we do speculative writes to memory, this will help the Retire stage commit (finalize) those writes.
- What is the "immediate" value, if any (after untangling all different ways in which bits are permuted in different formats of instructions.

### Fields of struct Decode\_to\_RR

Some Decode\_to\_RR fields, such as has\_rs1, are used in later stages, and could be computed there from instr; so why compute them here in Decode?

- If something is needed in more than one stage, computing it once and carrying the value forward can save some hardware cost (gates). It also incurs a hardware cost: we have to allocate state elements for the carried value in each inter-stage buffer/FIFO.
- Wherever something is computed, it adds to combinational delay for that stage (lowering achievable clock speed).

The decision between compute-and-carry vs. compute later is a balancing act between these kinds of considerations.

## BSV: about "deriving (Bits, FShow)"

- Because we said "deriving (Bits)", *bsc* will automatically pick a hardware representation of this struct as a bit-vector, by simply concatenating the bit-representations of the fields.
- If we wanted a different representation, we omit "deriving (Bits)", and there is a way ("Typeclass Instances") to specify exactly what we want.
- Because we said "deriving (FShow)", bsc will automatically define an "fshow() function for this struct, that will
  print each field separately. Otherwise \$display() will simply print the flat bit-vector representation of the struct
  (which will likely be hard to read).
- If we wanted way to print the structa, we omit "deriving (FShow)", and there is a way ("Typeclass Instances") to define fshow() to print what we want.

### **BSV**: struct expressions to construct struct values

```
Decode_to_RR x = Decode_to_RR {pc: ... value of field ..., exception: ... value of field ..., cause: ... value of field ..., fallthru_pc: ... value of field ..., instr: ... value of field ..., ...};
```

The right-hand side is a "struct expression" whose value is a struct value.

If a field is left undefined, bsc will warn while compiling.

Some shorthands: "let" and don't-care values:

## **BSV**: Accessing and updating struct fields

These notations are standard in many programming languages.

```
x.pc
x.instr
```

```
x.pc = ... new value ...;
x.instr = ... new value ...;
```

## **BSV**: Tuples: pre-defined structs with special notation

Example (from mkCSRs module in file src\_Common/CSRs.bsv).

#### Constructing a 2-tuple value:

#### Accessing struct components using predefined functions tpl\_j:

```
let xy <- fav_csr_read (...);
let exc = tpl_1 (xy);  // exc has type: Bool
let v = tpl_2 (xy);  // v has type: Bit #(XLEN)</pre>
```

#### Accessing struct components using pattern-matching:


```
match { .exc. .v } <- fav csr read (csr addr);</pre>
```

## "Harvard" Architecture: Separating Instruction and Data Memory

Except for very early computers, most computers have a "Harvard" architecture:

- Separate channels for Fetch to read from instruction memory ("IMem") and for LOAD/STORE instructions to read/write data memory ("DMem").
- Instructions are not modified by the LOAD/STORE instructions.

Typically, IMem and DMem can be accessed concurrently.



### Memory requests

```
src_Common/Mem_Req_Rsp.bsv: line 42 ... ___
typedef struct {Mem_Req_Type
                                  req_type;
                  Mem_Req_Size
                                  size:
                  Bit #(64)
                                  addr:
                  Bit #(64)
                                 data:
                                             // CPU => mem data
                  . . .
} Mem_Req
deriving (FShow, Bits);
                             src Common/Instr Bits bsv: line 226
Bit #(5) funct5_LOAD
                           = 5'b 11110:
Bit #(5) funct5_STORE
                           = 5'b 11111:
Bit #(5) funct5 FENCE
                           = 5'b 11101:
We defined Mem_Req_Type this way with an eye towards future support for the "A" extension (Atomic Memory Ops, see
Unprivileged ISA Spec p.132). Each AMO op has a 5-bit code in the instruction which we will use as-is (easy Decode!).
Here, we use three codes for LOAD/STORE/FENCE that are not used by AMO ops.
                             src_Common/Mem_Req_Rsp.bsv: line 39 ...
typedef enum {MEM_1B, MEM_2B, MEM_4B, MEM_8B} Mem_Req_Size
```

deriving (Eq. FShow, Bits):

## Memory responses

} Mem\_Rsp\_Type

For load-requests smaller than XLEN, the data is returned in the least-significant bytes of the data field.

deriving (Eq, FShow, Bits);



### Exercise break

Please see directory: and its README.

Exercises/Ex\_05\_A\_Bit\_Vectors/

# End

