# Learn RISC-V CPU Implementation and BSV

(BSV: a High-Level Hardware Design Language)

Rishiyur S. Nikhil

L3: Structure of BSV Programs



L3: Structure of BSV Programs

#### Reminders

Please git clone or git pull: https://github.com/rsnikhil/Learn\_Bluespec\_and\_RISCV\_Design

```
Book_BLang_RISCV.pdf
Code/
Doc/
Installing_bsc_Verilator_etc.{adoc,html}
Exercises/
Ex_03_B_Top_and_DUT
Ex_03_A_Hello_World
...
Slides/
Slides\_01\_Intro.pdf
Slides\_02\_ISA.pdf
...
```

#### Make sure you have installed:

- bsc compiler: https://github.com/B-Lang-org/bsc
- Verilator compiler: https://www.verilator.org/



# Strategy

We start learning **BSV** "from the outside in", and with simple exercises, so that:

- you are very quickly able to start reading Drum and Fife code;
- you are very quickly able to run the codes and to get in the habit of compiling-and-running; and
- you are very quickly make small modifications,

even though it will take a little longer before you are able to code things yourself from scratch.

# BSV language, compiler and libraries documents

#### From the book, Appendix A.6.5:

The "BSV Language Reference Guide". This document describes the syntax and semantics of BSV.
 PDF: https://github.com/B-Lang-org/bsc/releases/latest/download/BSV\_lang\_ref\_guide.pdf

The "BSC Libraries Reference Guide". This document describes the extensive set of libraries and IP

- (Intellectual Property blocks) available to the **BSV** user.
  - PDF: https://github.com/B-Lang-org/bsc/releases/latest/download/bsc\_libraries\_ref\_guide.pdf
- The "BSC User Guide". This document describes how to use the bsc compiler, which compiles our hardware
  descriptions written in BSV into Verilog (which can then be simulated or synthesizes using standard Verilog
  tools).
  - PDF: https://github.com/B-Lang-org/bsc/releases/latest/download/bsc\_user\_guide.pdf

We will be using the Language Reference Guide and Librares Reference Guide extensively, so you may wish to download a copy for your laptop.




## Exercise break


Please see directory: and its README.

Exercises/Ex\_03\_A\_Hello\_World/


# File-level view of a BSV program



# What's in a BSV package/file?



## Namespace control with package imports and exports






## Exercise break

Please see directory: and its README.

 ${\tt Exercises/Ex\_03\_B\_Top\_and\_DUT/}$ 

#### What's in an Interface Declaration?



#### What's in a Module Declaration?

```
new module name
                   module parameters
                                              module interface type
module mkBaz #(Bool verbosity) (Baz IFC #(3, Bool));
                                                                              Local value declaration (constant)
  Int \#(16) a = 23;
                                                                                           Module STATE
                                                                                           (sub-module instantiations)
  Reg #(Int #(32)) x <- mkReg (0);
  FIFOF #(Bit #(3)) f_tags <- mkFIFOF;
  function Int #(32) foo (... args ...);
                                                                                              Local value declaration (function)
  endfunction
  rule rl R1 ( ... explicit condition ... );
                                                                                            Module BEHAVIOR
                                                                                            (rules and/or FSMs)
  endrule
  method m1 ( ...) if ( ... implicit condition ... );
  endmethod
  interface fo_tags = to_FIFO_O (f_tags);
                                                                                         Module INTERFACE
                                                                                         (method and sub-interface definitions)
endmodule
```



### Exercise break

Please see directory: and its README.

Exercises/Ex\_03\_C\_Module\_and\_Interface/


#### What's in a Rule?

```
rule condition ("explicit condition")
new rule name
 rule rl_Fetch_reg ( rg_running
                     && (! f_Fetch_from_Retire.notEmpty) );
                                                                                             Two local variable definitions
   let pred pc = rq pc + 4;
               = fn_Fetch (rg_pc, pred_pc, rg_epoch, rg_inum);
   let v
   f Fetch to Decode.eng (v.to D);
   f_Fetch_to_IMem.eng (y.mem_reg);
                                                                                         (invocations of FIFOF ".eng" methods)
   rg_pc <= pred_pc;
   rg inum <= rg inum + 1;
                                                                                      Two Actions
 endrule
                                                                                      (invocations of register "._write" methods)
```


#### What's in an Interface Definition?

```
method arguments
                                                             method condition ("implicit condition")
     method name
method Action init ( Initial_Params initial_params ) if ( ! rg_running );
              <= initial_params.pc_reset_value;
 rg_pc
                                                                                  method body
                                                                                  (Action and ActionValue methods can contain Actions:
 rg running <= True;
                                                                                   Value methods cannot contain Actions)
endmethod
method Bit #(XLEN) read_epc;
                                                                                  return statement
                                                                                  (in Value-methods and ActionValue methods
 return csr_mepc;
                                                                                   but not in Action methods)
endmethod
```

#### Static elaboration



## Module interaction



# End

