3rd electrical

Computer department
Computer organization project (II)

Group no.:41

Submitted by:

Aya alaa ghonaim Aya ahmed mohamed Aya sayed fouad Aya kamal shawky Marwa magdy ahmed Marwa mostafa kaoud

[PIPELINED MIPS PROCCESSOR]


The report generally shows the hardware design of the pipelined mips processor by Verilog HDL under modelsim edit and simulation tool ;taking into consideration :data hazards , memory hazards and control hazards that would take place due to overlapping between pipelining stages and the implementation or synthesis of the processor design using Xilinx Synthesis Tool

Contents:

- 1. Processor complete design (schematic)
- 2. implementation codes
- 2.1 verilog modules for each processor element
- 2.2 verilog module for the whole processor (complete module)
- 3.test cases used in testing the behavior of the processor
- 3.1 text files for each test case in both assembly and binary code
- 3.2.screenshots for the outputs(wave simulation) of each test case
- 4.synthesis of the Verilog HDL design using xillnix tool
- 4.1 synthesis for each datapath element module
- 4.2 synthesis for the whole design

1. Processor complete design (schematic)

This is the final design we reached; the design also covers data hazards , control hazards and memory hazards .



2. implementation codes:

Attached a text file (" verilog-pipeline-project.txt ") contains the complete verilog code we reached

3.test cases used in testing the behavior of the processor:


Attached a text files contains the complete test cases used explaining the reason of using each test case and what it really tests on the processor ex.alu forwarding , branch stalls and so on.

3.1 test cases outputs:

1. Test case 1: tests all instruction without hazards and branches

```
101011_00010_00001_0000000000000010 //sw $1,2 ($2)
100011_00101_00010_000000000000000 //lw $2,0 ($5)
000000_00011_01000_00101_00000_100101 //or $5,$3,$8
000000_00010_00001_01000_00000_100000 //add $8,$2,$1
000000_00000_00111_00100_00010_00000 //sll $4,$7,2
000000_00001_00101_00110_00000_100100 //and $6,$1,$5
000000_01110_00001_00010_00000_100100 //sub $2,$14,$1 15-1=14
```

Output on wave simulation:




Register file : Data memory:

```
Data_arr[32'd0]<=5;
Rdata[32'd0] <= 0;
                             Data_arr[32'd1]<=10;
Rdata[32'd1] <= 1:
                             Data_arr[32'd2]<=8;
                             Data_arr[32'd3]<=15;
Rdata[32'd2] <= 2;
                             Data_arr[32'd4]<=12;
Rdata[32'd3] <= 1;
                             Data_arr[32'd5]<=11;
Rdata[32'd4] <= 1;
                             Data_arr[32'd6]<=9;
                             Data_arr[32'd7]<=8;
Rdata[32'd5] <= 1;
                             Data_arr[32'd8]<=6;
Rdata[32'd6] <= 80;
                             Data_arr[32'd9]<=13;
                             Data_arr[32'd10]<=5;
Rdata[32'd7] <= 11;
                             Data_arr[32'd11]<=11;
Rdata[32'd8] <= 15;
                             Data_arr[32'd12]<=16;
Rdata[32'd9] <= 14;
                             Data arr[32'd13]<=5;
Rdata[32'd10] <= 9;
Rdata[32'd11] <= 5;
                             Data_arr[32'd14]<=14;
Rdata[32'd12] <= 55;
Rdata[32'd13] <= 35;
                             Data arr[32'd15]<=15;
Rdata[32'd14] <= 6;
```


Test case 2: tests the alu forwarding (data hazard)

```
000000\_01000\_01001\_00001\_00000\_100000 \ //add \$1,\$8,\$9 \ //15+14=29 \\ 000000\_00001\_00101\_00010\_00000\_100010 \ //sub \$2,\$1,\$5 \ //29-1=28 >> forwarding \$1 \\ 000000\_00001\_00010\_00001\_00000\_100000 \ //add \$3,\$1,\$2 \ //29+28=57 \\ 000000\_00011\_00011\_00101\_00000\_100101 \ //or \$5,\$3,\$3 \ // 57 \ | 57=57 >> forwarding \$3 \\ 000000\_00011\_00011\_00110\_00000\_100100 \ //and \$6,\$3,\$3 \ // 57\&57=57 \\ \end{aligned}
```




Test case 3:tests memory hazards (pipeline stalls) and data hazard


1. Stalls add \$3,\$1,\$2 until data is written in \$2 And then forwarding from data memory to alu 2.forwarding \$3 to alu for the last instruction




Test case 4:tests branch taken and stalls (control hazards)




Test case 5:



Test case 6:



Test case 7:



4.synthesis of the Verilog HDL design using xillnix tool:

4.1 synthesis for each datapath element module :

