CND 111: Introduction to Digital Design

FINAL PROJECT

Microprocessor Design

Section #: 16

Submitted by:

Student Name	ID
Aya Reda Osman	V23010305
Fatma Abdelmonsef	V23010243
Hadeer Khaled	V23010623
Hayat Gamal Abdel Hady	V23010201

Submitted to:

- Dr: Islam Yehia

- TA: Mohammed Elshafey



i. Design Steps:

- 1. Defining Specification of the microprocessor.
- 2. Defining Input and output ports of the microprocessor.
- 3. Defining Control Signals generated from the control unit.
- 4. Defining the Block Diagram and Programming Guide of the microprocessor.
- 5. Defining Timing Diagram for each instruction.
- 6. Writing RTL Code for each sub-block in the block diagram.
- 7. Integrating all sub-blocks together.
- 8. Putting Testing Plan to test all instructions of the microprocessor.
- 9. Generating Design Matrix Reports.

ii. Specification:

- o A 8-bit microprocessor with the following operations:
 - Four Arithmetic operations (ADD, SUB, MUL and DIV).
 - Three Logical operations (AND, OR and XOR).
 - One Jump operation (JZ).
- Internal 16x8 ROM to hold instructions and data.
 - Instructions saved in ROM starting from address 0H.

iii. <u>I/O</u>:

- o 2 inputs (CLK, CLR).
- o 1 Output (Output Register Output).

iv. Control Signals:

- we have **15 control** signals listed as follows:

Control Signal	Function	Active Low/High
CP	Incrementing Program Counter (PC).	HIGH
EP	Enable Program Counter (PC).	HIGH
<u>Lm</u>	Load Memory Address Register (MAR).	LOW
<u>CE</u>	Enable reading data from ROM.	LOW
<u>LI</u>	Load Instruction Register (IR).	LOW
ΕĪ	Enable output from IR.	LOW
\overline{LA}	Load Accumulator.	LOW



EA	Enable output from Accumulator.	HIGH
\overline{LB}	Load Register B.	LOW
\overline{LO}	Load Register OUT.	LOW
	3'b000 : No Operation.	
	3'b001 : Add Operation.	
	3'b010 : Sub Operation.	
Alu_Controller	3'b011 : MUL Operation.	HIGH
(3 Bits)	3'b100 : DIV Operation.	IIIOII
	3'b101 : AND Operation.	
	3'b110 : OR Operation.	
	3'b111 : XOR Operation.	
HLT_E	Indicating HLT instruction.	HIGH
JmpZ	Indicating Jump Operation.	HIGH

v. Programming Guide:

- Opcode:


Opcode	Instruction
0000	ADD
0001	SUB
0010	MUL
0011	DIV
0100	LDA
0101	JZ
0110	AND
0111	OR
1000	XOR
1110	OUT
1111	HTL

- Addressing Mode:

o we are using direct addressing mode.




vi. Block Diagram:




vii. Timing Diagram:

- Fetch and LDA Instruction Timing Diagram:






- Fetch and ADD Instruction Timing Diagram:




• Note:

- SUB, MUL, DIV, AND, OR, XOR Instructions' Timing diagram is similar to ADD timing diagram but with changing ALU Controller Bits.
- Fetch and JZ Instruction Timing Diagram:





- Fetch and OUT Instruction Timing Diagram:



viii. RTL Code for each module:

- Top Module:

```
dule Top_Module (
  input clk,clr,
  output [7:0] topOUT);
   wire CLR_I,CLRn_I;
wire CP,EP,Im_n,CE_n,LI_n,EI_n,LA_n,EA,LB_n,LO_n,HLT_E;
wire [2:0] Alu_Controller;
wire [3:0] MAR_Out,INSR_A,INSR_B;
wire [7:0] RB_out,ACC_OUT;
wire [5:0] T;
wire HITD_E,j/2,flag;
wire [7:0] bus;
wire [7:0] bus;
    wire [7:0] alu_Out;
    // Controller Sequencer Instantiation controller sequencer CS.(clk(clk),.clr_n(clr),.ins_in(INSR_B),.CP(CP),.EP(EP),.Lm_n(Lm_n),.CE_n(CE_n),
.LI_n(Lin),.EI_n(EI_n),.LA_n(LA_n),.EA(EA),.LB_n(LB_n),.LO_n(LO_n),.HIT_E(HLT_E),.j(j),.Alu_Controller(Alu_Controller),.T(T));
   not g0(HLTn_E,HLT_E);
bufif1 g1(CLK_I,clk,HLTn_E);
assign CLKn_I = ~CLK_I;
    FCunit FC(.CLK(CLK I), .CLE_n(clr), .Cp(CF), .Ep(EF),.PC_out(bus[3:0]),.zero_flag(Z_flag),.j(j),.Jumb_In(bus[3:0]));
    // Memory Address Register Instantiation
MAR_Processor MAR(.clk(CLK_I),.clr(clr),.Lm_n(Lm_n),.inAddr(bus[3:0]),.outAddr(MAR_out));
    ram RAM(.CE_n(CE_n),.address(MAR_out),.data_out(bus));
      // Instruction Register Instantiation
insReg INSREG(.clk(CLK_I),.LI_n(LI_n),.EI_n(EI_n),.clr(clr),.w(bus),.a(INSR_A),.b(INSR_B));
      // TRI Buffer to connect InsReg output to BUS
tribuf_4bit bufb (.in(INSR_A), .out(bus[3:0]), .low_enable(EI_n));
      // Accumulator Instantiation
      Accumulator A(.CLK(CLK_I),.LA_n(LA_n),.EA(EA),.A_BUS_IN(bus),.A_BUS_OUT(ACC_OUT),.Zero(Z_flag)); not (not_EA,EA);
       // TRI Buffer to connect Accumulator output to BUS
      tribuf_8bit AccBuf(.in(ACC_OUT), .out(bus), .low_enable(not_EA));
      wire aluOut en:
      ware alucuten; assign alucuten = (Alu_Controller != 000 )? 0 : 1;
ALU_Processor Alu(.A(ACC_OUT),.B(RB_out),.AluController(Alu_Controller),.aluCout(alu_Out));
tribuf_8bit_AluBuf(.in(alu_Out), .out(bus), .low_enable(aluCout_en));
      regB RB(.clr(clr), .clk(CLK_I), .D(bus), .Q(RB_out),.LB_n(LB_n));
      // Outou Register Instantiation
      out OUT(.L_o(LO_n),.clk(CLK_I),.t(bus),.g(topOUT));
endmodule
```



- Program Counter:

```
module PCunit(
   input CLK, CLR_n, Cp, Ep,zero_flag,j,
   input [3:0] Jumb_In,
   output tri [3:0] PC_out
);

reg [3:0] PC_Counter;

not (not_EP, Ep);
   tribuf_4bit buf2(.in(PC_counter), .out(PC_out), .low_enable(not_EP));

always @(posedge CLR or negedge CLR_n)
   begin
   if (!CLR_n)
   begin
        PC_Counter <= 4'b0;
   end
   else if(j&&zero_flag)
   begin
        PC_Counter <= Jumb_In;
   end
   else if(Cp)
   begin
        PC_Counter <= PC_Counter+1;
   end
end
endmodule</pre>
```

- Tri Buffer 4-Bit:

```
module tribuf_4bit(in, out, low_enable);
   input [3:0] in; // Input word
   input low_enable; // Enable (active low)
   output tri [3:0] out; // Output word

  bufif0(out[0], in[0], low_enable);
  bufif0(out[1], in[1], low_enable);
  bufif0(out[2], in[2], low_enable);
  bufif0(out[3], in[3], low_enable);
endmodule
```

- Tri Buffer 8-Bit:

```
module tribuf_8bit(in, out, low_enable);
    input [7:0] in; // Input word
    input low_enable; // Enable (active low)
    output tri [7:0] out; // Output word
    tribuf_4bit b0(.in(in[3:0]), .out(out[3:0]), .low_enable(low_enable));
    tribuf_4bit b1(.in(in[7:4]), .out(out[7:4]), .low_enable(low_enable));
endmodule
```

- Ring Counter:



- Memory Address Register:

```
module MAR_Processor (
     input wire clk, clr, Lm_n,
     input wire [3:0] inAddr,
     output reg [3:0] outAddr);
     always@(posedge clk or negedge clr)
     begin
         if(!clr)
             begin
                 outAddr <= 4'b0000;
             end
         else if(!Lm_n)
             begin
                 outAddr <= inAddr;
             end
     end
 endmodule
```

- 16x8 ROM:

```
module ram (
   input CE_n,
   input [3:0]address,
   output reg [7:0]data_out
);

reg [7:0] ram_block [15:0];

initial begin
   $readmemh("Program_Machine_Code.txt",ram_block,0,15);
end

always@(*)
   begin
   if(CE_n)
   begin
   data_out = 8'bzzzzzzzz;
   end
   else
   begin
   data_out = ram_block[address];
   end
endmodule
```

- Instruction Register:



- Accumulator:

```
module Accumulator(
    input wire CLK, LA_n, EA,
    input wire [7:0] A_BUS_IN,
    output reg [7:0] A_BUS_OUT,
    output reg Zero
);

always @ (posedge CLK)
    begin
        if(!LA_n)
        begin
        A_BUS_OUT <= A_BUS_IN;
        end
        Zero = ~ | (A_BUS_OUT);
        end
        end
endmodule</pre>
```

- Controller Sequencer:

```
dule controller_sequencer (
input clk,clr_n,
input [3:0] ins_in,
    output reg CP.EP.Em.n.CE.n.LI.n.EI.n.LA.n.EA.LB.n.LO.n.HLT.E.j, output reg [2:0] Alu_Controller, output [5:0] T
    wire [5:0]T_State;
ringCounter R (.clk(clk),.clr(clr_n),.T(T));
      //assign T = T_State;
      always@(*)
begin
if(!clr_n)
                                                               begin
                                                                                  \{ \texttt{CP}, \texttt{EP}, \texttt{Im\_n}, \texttt{CE\_n}, \texttt{LI\_n}, \texttt{EI\_n}, \texttt{LA\_n}, \texttt{EA\_Alu\_Controller}, \texttt{LB\_n}, \texttt{LO\_n}, \texttt{HLT\_E}, \texttt{j} \} \  \, \boldsymbol{\longleftarrow} \  \, \texttt{15'b001111100001100}; 
                                            else
                                                               begin
                                                                                 | f(ins_in == 4'bl11) | begin | {CP,EP,Im_n,CE_n,LI_n,EI_n,LA_n,EA,Alu_Controller,LB_n,LO_n,HLT_E,j} <= 15'b001111100001110;
                                                                                                     end
                                                                                enu
else
begin
(CP,EP,Im_n,CE_n,LI_n,EI_n,IA_n,EA,Alu_Controller,LB_n,LO_n,HLT_E,j) <= 15'b001111100001100;
                                                                                                                                            6'b000001: {EP, Im_n} <= 2'b10;
6'b000010: CP <= 1'b1;
6'b000100: {CE_n, LI_n} <= 2'b00;
                                                                                                                                                                                                                   case(ins_in)

4*b0000: {Im_n,EI_n} <= 2*b00;
4*b0001: {Im_n,EI_n} <= 2*b00;
4*b0001: {Im_n,EI_n} <= 2*b00;
4*b0001: {Im_n,EI_n} <= 2*b00;
4*b0001: {Im_n,EI_n} <= 2*b00;
4*b0101: {Im_n,EI_n} <= 2*b00;
4*b0100: {Im_n,EI_n} <= 2*b00;
4*b0101: {Im_n,EI_n} <= 2*b00;
4*b0101: {Im_n,EI_n} <= 2*b00;
4*b0101: {Im_n,EI_n} <= 2*b00;
4*b0101: {Im_n,EI_n} <= 2*b00;
4*b1001: {Im_n,EI_n} <= 2*b00;
4*b1001: {EI_n,DI} <= 2*b01;
4*b1101: {EI_n,DI} <= 2*b01;
6*b0001: {EI_n,DI} <= 2*b01;
6*b001: {EI_n,DI
                                                                                                                                6'b001000: begin
                                                                                                                                6'b010000: begin
                                                                                                                                                                                                                     6'b1000000: begin
                                                                                                                                                                                                                   case(ins in)

4*b0000: (Alu_Controller, |A_n|) <= 4*b0100;

4*b0001: (Alu_Controller, |A_n|) <= 4*b0100;

4*b0010: (Alu_Controller, |A_n|) <= 4*b0100;

4*b0011: (Alu_Controller, |A_n|) <= 4*b0100;

4*b0011: (Alu_Controller, |A_n|) <= 4*b0100;

4*b0101: (Alu_Controller, |A_n|) <= 4*b0100;

4*b0101: (Alu_Controller, |A_n|) <= 4*b1100;

4*b0101: (Alu_Controller, |A_n|) <= 4*b1100;

4*b0101: (Alu_Controller, |A_n|) <= 4*b1100;

4*b0101: (Alu_Controller, |A_n|) <= 4*b1100;
                                                                                                                                                                                                    4'b,
endcase
end
                                                                                                             endcase
```



- ALU:

```
always@(*)
begin
case(Alucontroller,
output reg [7:0] aluout);

always@(*)
begin
case(Alucontroller)
3'b000: aluout= aluout;
3'b001: aluout= A+B;
3'b001: aluout= A+B;
3'b011: aluout= A*B;
3'b101: aluout= A*B;
3'b101: aluout= A/B;
3'b101: aluout= A/B;
3'b101: aluout= A/B;
3'b110: aluout= A/B;
default: aluout= A/B;
endcase
end
endmodule
```

- Register B:

```
module regB (clr, clk, D, Q,LB_n);
  input clr;
  input clk,LB_n;
  input [7:0] D;
  output reg [7:0] Q;

always @ (posedge clk or negedge clr)
  begin
  if (!clr)
        Q <= 0;
        else if(!LB_n)
        Q <= D;
  end
endmodule</pre>
```


- Output Register:

```
module out(L_o,clk,t,g);
   input L_o;
   input clk;
   input [7:0] t;
   output reg [7:0] g;
   always @(posedge clk)
   begin
        if (L_o==0)
        begin
        g<=t;
        end
        else
        begin
        g<=g;
        end
        end
   else</pre>
```




ix. Netlist View for each Module:


- Top Module:



- Program Counter:




- Tri Buffer 4-Bit:







- Tri Buffer 8-Bit:




- Ring Counter:



- Memory Address Register:




- 16x8 ROM:







- Instruction Register:



- Accumulator:




- Controller Sequencer:







- ALU:



- Register B:



- Output Register:





x. Testing Plan:


a. Program 1:

- The following program is Testing Arithmetic Instructions and Branch Instruction:
 - Out = 1+2+3-6+5=5

"Jump Occurred"

Address	Content		
OH	4A	// LDA AH	
1H	OB	// ADD BH	
2H	0C	// ADD CH	
3H	1D	// SUB DH	
4 H	57	// JZ 7H	
5H	EO	// OUT	
6H	FO	// HLT	
7H	OE	// ADD OE	
8H	EO	// OUT	
9н	F0	// HLT	
AH	01		
BH	02		
CH	03		
DH	06		
EH	05		
FH	FF		

• Simulation






b. Program 2:

- The following program is Testing Arithmetic Instructions and Branch Instruction:
 - Out = 1+2+3-5 = 1 "Jump Ignored"

Address	Content	
OH	4A	// LDA AH
1H	0B	// ADD BH
2H	0C	// ADD CH
ЗН	1D	// SUB DH
4 H	57	// JZ 7H
5H	EO	// OUT
6H	FO	// HLT
7H	OE	// ADD OE
8H	EO	// OUT
9н	F0	// HLT
AH	01	
BH	02	
CH	03	
DH	05	
EH	05	
FH	FF	

Simulation






c. Program 3:

- The following program is Testing Logic Instructions:
 - Out = $(((1 \& 2) | 3) \& 2) \land 5 = 7$

Address	Content	
OH	4A	// LDA AH
1 H	6B	// AND BH
2H	7C	// OR CH
3 H	6D	// AND DH
4H	8E	// XOR 7H
5H	EO	// OUT
6н	FO	// HLT
7H	FF	
8H	FF	
9H	FF	
7.11	0.1	
AH	01	
BH	02	
CH	03	
DH	02	
EH	05	
FH	FF	

Simulation






d. Program 4:

- The following program is Testing Arithmetic Instructions (MUL & DIV):
 - Out = ((1 * 2) * 3) / 2 = 3

Address	Content	
OH	4A	// LDA AH
1H	2B	// MUL BH
2H	2C	// MUL CH
3H	3D	// DIV DH
4 H	EO	// OUT
5H	FO	// HLT
6H	FF	
7H	FF	
8H	FF	
9Н	FF	
AH	01	
BH	02	
CH	03	
DH	02	
EH	FF	
FH	FF	


Simulation






xi. Design Matrix Reports:


- Timing Reports:
 - Default CLK:




- Maximum Frequency "For Worst Case Delay":



- Setup Summary:



- Hold Summary:




- Flow Summary Report:


```
< < Filter>
Flow Status
                                Successful - Mon Dec 18 22:31:20 2023
Quartus Prime Version
                                22.1std.2 Build 922 07/20/2023 SC Lite Edition
Revision Name
                                finalproject
Top-level Entity Name
                                Top_Module
Family
                                Cyclone V
                                5CGXFC7C7F23C8
Device
Timing Models
                                Final
Logic utilization (in ALMs)
                                114 / 56,480 ( < 1 % )
Total registers
                                47
Total pins
                                10 / 268 (4%)
Total virtual pins
Total block memory bits
                                0 / 7,024,640 (0%)
Total DSP Blocks
                                1 / 156 ( < 1 %)
Total HSSI RX PCSs
                                0/6(0%)
Total HSSI PMA RX Deserializers 0 / 6 (0 %)
Total HSSI TX PCSs
                                0/6(0%)
Total HSSI PMA TX Serializers
                                0/6(0%)
Total PLLs
                                0/13(0%)
Total DLLs
                                0/4(0%)
```




- Analysis and Synthesis Report:



- Resources Usage Report:



Power Report:





xii. Teamwork Plan:

- First, we put design specification, I/O ports, Control Signals, Block Diagram, Timing Diagram and Programming Guide together.
- Second, we divided sub-blocks between us 2 sub-blocks for each (except control unit) and wrote the RTL of each block.
- Third, we wrote the RTL for the control unit together.
- Forth, we integrated the sub-blocks together.
- Fifth, we put testing plan contains 4 programs that test all instructions of the processor.
- Sixth, we generated design matrix reports.