CND 212: Digital Testing and Verification

FINAL PROJECT

UVM Verification for ALU8051

Section #: 19

Submitted by:

Student Name	ID
Aya Reda Osman	V23010305
Fatma Abdelmonsef	V23010243
Hadeer Khaled	V23010623
Hayat Gamal Abdel Hady	V23010201

Submitted to:

- Dr: Ahmed Saeed

- TA: Randa Aboudeif




1. Introduction:

This project focuses on developing a Universal Verification Methodology (UVM) environment for verifying the Arithmetic Logic Unit (ALU) of the 8051 microcontroller. The 8051 ALU is a crucial component responsible for performing arithmetic and logic operations, essential for the microcontroller's functionality. By leveraging UVM, a standardized verification framework, we aim to create a robust, reusable, and scalable verification environment that ensures the ALU operates correctly under various conditions. This project will enhance the reliability of the ALU8051, contributing to the overall performance and dependability of systems utilizing this microcontroller.

2. Test Plan:

o we have made a test plan for all operations at which we dedicated a test for each problem then we randomize the inputs in a random way to improve the total coverage:



3. UVM Testbench:

We are now introducing our UVM testbench for the ALU8051. A comprehensive UVM testbench consists of several key components: the test, sequence, environment, agent, sequencer, driver, monitor, interface, scoreboard, and coverage. These components work together to create a robust and efficient verification environment. In the following sections, we will introduce each of these components and explain their roles and functionalities within our UVM testbench for the ALU8051.



3.1. Test bench:

```
`include "uvm_macros.svh"
import uvm_pkg::*;
module tbench_top;
  //clock and reset signal declaration
  bit clk;
  bit rst;
  always #5 clk = ~clk;
  initial begin
  alu inf intf(clk,rst);
     oc8051_alu DUT (
       .clk(intf.clk),
       .rst(intf.rst),
       .src1(intf.src1),
       .src2(intf.src2),
       .src3(intf.src3),
       .srcCy(intf.srcCy),
        .srcAc(intf.srcAc),
        .bit_in(intf.bit_in),
       .des1(intf.des1),
       .des2(intf.des2),
       .des_acc(intf.des_acc),
       .desCy(intf.desCy),
       .desAc(intf.desAc),
        .des0v(intf.des0v),
        .sub_result(intf.sub_result),
       .op_code(intf.op_code));
 initial begin
   uvm_config_db#(virtual alu_inf)::set(null,"*","vif",intf);
   $dumpfile("dump.vcd");
   $dumpvars;
 initial begin
    run_test("test");
endmodule
```



3.2. Test:

```
`include "environment.sv"
class test extends uvm_test;
  `uvm_component_utils(test)
  alu_sequence seq;
  environment ENV;
  function new(string name= "test", uvm_component parent=null);
    super.new(name,parent);
  endfunction:new
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    seq=alu_sequence::type_id::create("seq");
    ENV=environment::type_id::create("ENV",this);
  endfunction : build_phase
    task run_phase(uvm_phase phase);
      phase.raise_objection(this);
      seq.start(ENV.agnt.alu_sqncr);
      phase.drop_objection(this);
    endtask:run_phase
endclass:test
```

3.3. Sequence:

```
class alu_sequence extends uvm_sequence#(seq_item);
   `uvm_object_utils(alu_sequence)

function new(string name = "alu_sequence");
   super.new(name);
   endfunction

virtual task body();
   repeat(2000)begin
   req=seq_item::type_id::create("req");
    start_item(req);
    assert(req.randomize());
   finish_item(req);
   end
   endtask

endclass
```



3.4. Interface:

```
interface alu_inf( input logic clk, rst);
                srcAc;
               bit_in;
    logic [3:0] op_code;
            desCy;
desAc;
               desOv;
    logic [7:0] des2;
    logic [7:0] des_acc;
    logic [7:0] sub_result;
 clocking driver_cb @(posedge clk);
   default input #1 output #1;
 output src1;
 output src2;
 output src3;
output srcCy;
output srcAc;
 output bit_in;
 output op_code;
 input des1;
 input des2;
 input des_acc;
 input sub result;
 input desCy;
  input desAc;
  input
         desOv;
 endclocking
  clocking monitor_cb @(negedge clk);
   default input #1 output #1;
  input src1;
  input src2;
  input src3;
  input srcCy;
  input srcAc;
input bit_in;
input op_code;
  input des1;
  input des2;
  input des_acc;
  input sub_result;
  input desCy;
  input desAc;
  input desOv;
  modport DRIVER (clocking driver_cb, input clk,rst);
modport MONITOR (clocking monitor_cb, input clk,rst);
      endinterface
```



3.5. Sequence Itmes:

```
class seq_item extends uvm_sequence_item;
   rand bit [7:0] src2;
   rand bit [7:0] src3;
                   srcAc;
   randc bit [3:0] op_code;
                bit_in;
                  desCy;
                  desAc;
                  des0v;
         bit [7:0] des1;
         bit [7:0] des2;
         bit [7:0] des acc;
         bit [7:0] sub result;
 `uvm_object_utils_begin(seq_item)
 `uvm_field_int(src1,UVM_ALL_ON)
 `uvm_field_int(src2,UVM_ALL_ON)
 `uvm_field_int(src3,UVM_ALL_ON)
 `uvm_field_int(srcCy,UVM_ALL_ON)
 `uvm_field_int(srcAc,UVM_ALL_ON)
 `uvm_field_int(des1,UVM_ALL_ON)
 `uvm_field_int(des2,UVM_ALL_ON)
 `uvm_field_int(des_acc,UVM_ALL_ON)
 `uvm_field_int(desCy,UVM_ALL_ON)
 `uvm field int(desAc,UVM ALL ON)
 `uvm field int(desOv,UVM ALL ON)
 `uvm field int(bit in,UVM ALL ON)
 `uvm_field_int(op_code,UVM_ALL_ON)
 `uvm_field_int(sub_result,UVM_ALL_ON)
 `uvm_object_utils_end
 function new(string name= "seq_item");
   super.new(name);
endclass
```

3.6. Sequencer:

```
class sequencer extends uvm_sequencer#(seq_item);
  `uvm_component_utils(sequencer)

function new(string name, uvm_component parent);
  super.new(name,parent);
  endfunction
endclass
```



3.7. Driver:

```
define DRIV IF vif.DRIVER.driver_cb
class driver extends uvm_driver#(seq_item);
   `uvm_component_utils(driver)
  function new(string name, uvm_component parent);
    super.new(name,parent);
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
     if(!uvm_config_db#(virtual alu_inf)::get(this,"", "vif",vif))
       `uvm_fatal("No vif found", {"virtual interface must be set for: ",get_full_name(),".vif"});
  endfunction: build_phase
  virtual task run_phase(uvm_phase phase);
      seq_item_port.get_next_item(req);
      drive();
      seq_item_port.item_done();
  endtask: run_phase
  virtual task drive();
    @(negedge vif.clk);
    vif.src1<=req.src1;</pre>
    vif.src2<=req.src2;</pre>
    vif.src3<=req.src3;</pre>
    vif.srcAc<=req.srcAc;</pre>
    vif.srcCy<=req.srcCy;</pre>
    vif.bit_in<=req.bit_in;</pre>
    vif.op_code<=req.op_code;</pre>
    @(negedge vif.DRIVER.clk);
    req.des1<=vif.des1;</pre>
    req.des2<=vif.des2;</pre>
    req.des_acc<=vif.des_acc;</pre>
    req.sub_result<=vif.sub_result;</pre>
    req.desCy<=vif.desCy;</pre>
    req.desAc<=vif.desAc;</pre>
    req.des0v<=vif.des0v;</pre>
  endtask: drive
endclass: driver
```



3.8. Monitor:

```
`define MON_IF vif.monitor_cb
class monitor extends uvm_monitor;
  `uvm_component_utils(monitor)
  uvm_analysis_port#(seq_item) item_collected_port;
  seq_item seq_collected;
  function new(string name, uvm_component parent);
    super.new(name,parent);
    item_collected_port=new("item_collected_port",this);
    seq_collected=new();
  endfunction: new
    function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    if(!uvm_config_db#(virtual alu_inf)::get(this,"", "vif",vif))
      `uvm_fatal("No vif found", {"virtual interface must be set for: ",get_full_name(),".vif"});
  endfunction: build phase
   virtual task run_phase(uvm_phase phase);
      seq_item item_collected;
     forever begin
       @(negedge vif.clk);
       seq_collected.src1=vif.src1;
       seq_collected.src2=vif.src2;
       seq_collected.src3=vif.src3;
       seq collected.srcAc=vif.srcAc;
       seq collected.srcCy=vif.srcCy;
       seq_collected.bit_in=vif.bit_in;
       seq_collected.op_code=vif.op_code;
       seq_collected.des1=vif.des1;
        seq_collected.des2=vif.des2;
        seq_collected.des_acc=vif.des_acc;
        seq_collected.sub_result=vif.sub_result;
       seq_collected.desCy=vif.desCy;
       seq_collected.desAc=vif.desAc;
        seq collected.desOv=vif.desOv;
       $cast(item_collected, seq_collected.clone());
       item_collected_port.write(item_collected);
 endtask: run_phase
endclass: monitor
```



3.9. Agent:

```
'include "sequence_items.sv"
'include "sequencer.sv"
'include "sequence.sv"
'include "Driver.sv"
class agent extends uvm agent;
   `uvm_component_utils(agent)
  sequencer alu sqncr;
  monitor alu mon;
  function new(string name, uvm_component parent);
     super.new(name,parent);
  endfunction: new
    ///////// BUILD PHASE ///////////////////
virtual function void build_phase(uvm_phase phase);
     super.build_phase(phase);
       alu_sqncr=sequencer::type_id::create("alu_sqncr",this);
       alu_driv=driver::type_id::create("alu_driv",this);
alu_mon=monitor::type_id::create("alu_mon",this);
     endfunction:build_phase
  ///////// CONNECT PHASE ////////////////////
virtual function void connect_phase(uvm_phase phase);
     super.connect_phase(phase);
     alu_driv.seq_item_port.connect(alu_sqncr.seq_item_export);
   endfunction: connect_phase
 endclass: agent
```

3.10. Environment:

```
`include "agent.sv"
`include "scoreboard.sv'
`include "coverage.sv"
class environment extends uvm_env;
   `uvm_component_utils(environment)
   agent agnt;
  function new(string name, uvm_component parent);
    super.new(name,parent);
  super.build_phase(phase);
    agnt=agent::type_id::create("agnt",this);
scb=scoreboard::type_id::create("scb",this);
cov=coverage::type_id::create("cov",this);
  endfunction: build_phase
  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    agnt.alu_mon.item_collected_port.connect(scb.sb_fifo.analysis_export);
    agnt.alu_mon.item_collected_port.connect(cov.analysis_export);
  endfunction: connect_phase
 endclass:environment
```



3.11. Scoreboard:

```
class scoreboard extends uvm_scoreboard;
 `uvm_component_utils(scoreboard)
    uvm_analysis_export #(seq_item) sb_export;
    uvm_tlm_analysis_fifo #(seq_item) sb_fifo;
    seq_item seq_item_sb;
                desCy_ref, desAc_ref, desOv_ref;
    logic [7:0] des1_ref, des2_ref, des_acc_ref, sub_result_ref;
   bit [4:0] add1, add2, add3, add4;
bit [3:0] add5, add6, add7, add8;
    bit [1:0] add9, adda, addb, addc;
   bit [4:0] sub1, sub2, sub3, sub4;
bit [3:0] sub5, sub6, sub7, sub8;
    bit [1:0] sub9, suba, subb, subc;
    bit [7:0] sub_result;
    bit da_tmp, da_tmp1;
    bit enable_mul;
   bit enable_div;
    int error_count=0;
    int correct_count=0;
  function new (string name="scoreboard ", uvm_component parent= null);
      super.new(name,parent);
    endfunction
   function void build_phase (uvm_phase phase);
       super.build_phase(phase);
       sb_export =new("sb_export", this);
       sb_fifo =new("sb_fifo", this);
   endfunction
   function void connect_phase (uvm_phase phase);
       super.connect phase(phase);
       sb_export.connect(sb_fifo.analysis_export);
  task run phase(uvm phase phase);
   super.run_phase(phase);
     sb_fifo.get(seq_item_sb);
     ref_model(seq_item_sb);
      if (seq_item_sb.desCy!= desCy_ref|| seq_item_sb.desAc != desAc_ref || seq_item_sb.desOv != desOv_ref || seq_item_sb.des1!= des1_ref
       ||seq_item_sb.des2 != des2_ref || seq_item_sb.des_acc != des_acc_ref ||seq_item_sb.sub_result != sub_result_ref) begin
              `uvm_error("run_phase", $sformatf ("comparsion failed, transaction received by DUT :%s, while ****,
                        des_acc_ref=0b%0b,sub_result_ref=0b%0b",seq_item_sb.convert2string(),desCy_ref,desAc_ref,desOv_ref,des1_ref,
                        des2_ref,des_acc_ref,sub_result_ref));
          error_count++;
     end
           `uvm_info("run_phase", $sformatf ("correct ALSU_out: %s",seq_item_sb.convert2string()),UVM_HIGH);
           correct_count++;
     end
```



```
task ref_model (seq_item seq_item_chk);
     add1 = {1'b0,seq_item_sb.src1[3:0]};
     add2 = {1'b0,seq_item_sb.src2[3:0]};
    add3 = {3'b000,seq_item_sb.srcCy};
     add4 = add1+add2+add3;
     add5 = {1'b0,seq_item_sb.src1[6:4]};
    add6 = {1'b0,seq_item_sb.src2[6:4]};
     add7 = {1'b0,1'b0,1'b0,add4[4]};
     add8 = add5 + add6 + add7;
     add9 = {1'b0,seq_item_sb.src1[7]};
     adda = {1'b0,seq_item_sb.src2[7]};
     addb = {1'b0,add8[3]};
     addc = add9+adda+addb;
    sub1 = {1'b1,seq_item_sb.src1[3:0]};
    sub2 = {1'b0,seq_item_sb.src2[3:0]};
    sub3 = {1'b0,1'b0,1'b0,seq_item_sb.srcCy};
     sub4 = sub1-sub2-sub3;
     sub5 = {1'b1,seq_item_sb.src1[6:4]};
    sub6 = {1'b0,seq_item_sb.src2[6:4]};
    sub7 = {1'b0,1'b0,1'b0, !sub4[4]};
    sub8 = sub5-sub6-sub7;
    sub9 = {1'b1,seq_item_sb.src1[7]};
    suba = {1'b0,seq_item_sb.src2[7]};
    subb = {1'b0,!sub8[3]};
     subc = sub9-suba-subb;
     sub_result = {subc[0],sub8[2:0],sub4[3:0]};
     inc = {seq_item_sb.src2, seq_item_sb.src1} + {15'h0, 1'b1};
    dec = {seq_item_sb.src2, seq_item_sb.src1} - {15'h0, 1'b1};
   case (seq_item_sb.op_code)
       `OC8051_ALU_ADD: begin
       des_acc_ref = {addc[0],add8[2:0],add4[3:0]};
       des1_ref = seq_item_sb.src1;
       des2_ref = seq_item_sb.src3+ {7'b0, addc[1]};
       desCy_ref = addc[1];
       desAc_ref = add4[4];
desOv_ref = addc[1] ^ add8[3];
       enable_mul = 1'b0;
       enable_div = 1'b0;
       `OC8051_ALU_SUB: begin
       des_acc_ref = sub_result_ref;
       des1_ref = 8'h00;
       des2_ref = 8'h00;
       desCy_ref = !subc[1];
       desAc_ref = !sub4[4];
       desOv_ref = !subc[1] ^ !sub8[3];
       enable_mul = 1'b0;
       enable_div = 1'b0;
        //operation decimal adjustment
       `OC8051_ALU_DA: begin
       if (seq_item_sb.srcAc==1'b1 | seq_item_sb.src1[3:0]>4'b1001)
           {da_tmp, des_acc_ref[3:0]} = {1'b0, seq_item_sb.src1[3:0]}+ 5'b00110;
           {da_tmp, des_acc_ref[3:0]} = {1'b0, seq_item_sb.src1[3:0]};
       if (seq_item_sb.srcCy | da_tmp | seq_item_sb.src1[7:4]>4'b1001)
           {da_tmp1, des_acc_ref[7:4]} = {seq_item_sb.srcCy, seq_item_sb.src1[7:4]}+ 5'b00110 + {4'b0, da_tmp};
           {da_tmp1, des_acc_ref[7:4]} = {seq_item_sb.srcCy, seq_item_sb.src1[7:4]} + {4'b0, da_tmp};
       desCy_ref = da_tmp | da_tmp1;
```



```
desCy_ref = da_tmp | da_tmp1;
des1_ref = seq_item_sb.src1;
des2_ref = 8'h00;
desAc_ref = 1'b0;
desOv_ref = 1'b0;
enable_mul = 1'b0;
enable_div = 1'b0;
   // bit operation not 

`OC8051_ALU_NOT: begin
des_acc_ref = -seq_item_sb.src1;

des1_ref = -seq_item_sb.src1;

des2_ref = 8'h00;

desCy_ref = !seq_item_sb.srcCy;

desAc_ref = 1'b0;

desOy_ref = 1'b0;
 enable_mul = 1'b0;
enable_div = 1'b0;
   //bit operation and

`OC8051_ALU_AND: begin
OC8851_ALU_AND: begin

des_acc_ref = seq_item_sb.src1 & seq_item_sb.src2;

des1_ref = seq_item_sb.src1 & seq_item_sb.src2;

des2_ref = 8'h00;

desCy_ref = seq_item_sb.srcCy & seq_item_sb.bit_in;

desAc_ref = 1'b0;

desOy_ref = 1'b0;
 enable_mul = 1'b0;
enable_div = 1'b0;
   `OC8051_ALU_XOR: begi
 OC8951_ALU_XOR: begin

des_acc_ref = seq_item_sb.src1 ^ seq_item_sb.src2;

des1_ref = seq_item_sb.src1 ^ seq_item_sb.src2;

des2_ref = 8'h00;

desCy_ref = seq_item_sb.srcCy ^ seq_item_sb.bit_in;

desOy_ref = 1'b0;

desOy_ref = 1'b0;
  enable_mul = 1'b0;
enable_div = 1'b0;
// bit operation or
'OC8051_ALU_OR: begin
des_acc_ref = seq_item_sb.src1 | seq_item_sb.src2;
des1_ref = seq_item_sb.src1 | seq_item_sb.src2;
des2_ref = 8'h00;
desCy_ref = seq_item_sb.srcCy | seq_item_sb.bit_in;
desAc_ref = 1'b0;
desOv_ref = 1'b0;
enable_mul = 1'b0;
enable_div = 1'b0;
end
 // bit operation cy= cy or (not ram)
'OC8851_AUL_RI: begin

des_acc_ref = {seq_item_sb.src1[6:0], seq_item_sb.src1[7]};
des1_ref = seq_item_sb.src1 ;
des2_ref = 8'h00;
desCy_ref = 8'eq_item_sb.srcCy | !seq_item_sb.bit_in;
desAc_ref = 1'b0;
desOv_ref = 1'b0;
enable_mul = 1'b0;
enable_mul = 1'b0;
   enable_div = 1'b0;
      `OC8051_ALU_RLC: begin
     des_acc_ref = {seq_item_sb.src1[6:0], seq_item_sb.srcCy};
des1_ref = seq_item_sb.src1;
des2_ref = {seq_item_sb.src1[3:0], seq_item_sb.src1[7:4]};
     des2_ref = {seq_item_sb.src1[3:0]
desCy_ref = seq_item_sb.src1[7];
desAc_ref = 1'b0;
desOv_ref = 1'b0;
      enable_mul = 1'b0;
enable_div = 1'b0;
    end
//operation rotate right
`Oc8051_ALU_RR: begin
des_acc_ref = {seq_item_sb.src1[0], seq_item_sb.src1[7:1]};
des1_ref = seq_item_sb.src1 ;
des2_ref = 8'h00;
desCv_ref = seq_item_sb.srcCy & !seq_item_sb.bit_in;
desAc_ref = 1'b0;
desOv_ref = 1'b0;
enable_mul = 1'b0;
enable_div = 1'b0;
end
    //operation rotate right with carry

`OC8051_ALU_RRC: begin
des_acc_ref = {seq_item_sb.srcCy, seq_item_sb.src1[7:1]};
des1_ref = seq_item_sb.src1;
des2_ref = 8'h00;
desCy_ref = seq_item_sb.src1[0];
desAc_ref = 1'b0;
desOv_ref = 1'b0;
enable_mul = 1'b0;
enable_div = 1'b0;
end
```



```
`OC8051_ALU_INC: begin
             if (seq_item_sb.srcCy) begin
                 des_acc_ref = dec[7:0];
                 des1_ref = dec[7:0];
                 des2_ref = dec[15:8];
                des_acc_ref = inc[7:0];
                 des1_ref = inc[7:0];
des2_ref = inc[15:8];
            desCy_ref = 1'b0;
            desAc_ref = 1'b0;
            des0v_ref = 1'b0;
            enable_mul = 1'b0;
            enable_div = 1'b0;
             `OC8051_ALU_XCH: begin
             if (seq_item_sb.srcCy)
                 des_acc_ref = seq_item_sb.src2;
                 des1_ref = seq_item_sb.src2;
                 des2_ref = seq_item_sb.src1;
            else begin
                 des_acc_ref = {seq_item_sb.src1[7:4],seq_item_sb.src2[3:0]};
                 des1_ref = {seq_item_sb.src1[7:4],seq_item_sb.src2[3:0]};
                 des2_ref = {seq_item_sb.src2[7:4],seq_item_sb.src1[3:0]};
            desCy_ref = 1'b0;
desAc_ref = 1'b0;
desOv_ref = 1'b0;
            enable_mul = 1'b0;
            enable_div = 1'b0;
           end
'OC8051_ALU_NOP: begin
des_acc_ref = seq_item_sb.src1;
des1_ref = seq_item_sb.src1;
des2_ref = seq_item_sb.src2;
            desCy_ref = seq_item_sb.srcCy;
            desAc_ref = seq_item_sb.srcAc;
            des0v_ref = 1'b0;
            enable_mul = 1'b0;
enable_div = 1'b0;
end
endcase
 function void report_phase(uvm_phase phase);
      super.report_phase(phase);
`uvm_info("report_phase", $sformatf("total successful transactions: %0d",correct_count),UVM_MEDIUM);
`uvm_info("report_phase", $sformatf("total failled transactions: %0d",error_count),UVM_MEDIUM);
```




3.12. Coverage:

```
import uvm_pkg::*;
`include "uvm macros.svh"
               extends uvm_subscriber #(seq_item);
`uvm_component_utils (ALU_coverage)
      uvm_analysis_export #(ALU_seq_item) cov_export;
       uvm_tlm_analysis_fifo #(ALU_seq_item) cov_fifo;
       ALU_seq_item seq_item_cov;
          covergroup cvr_grp ;
                          coverpoint seq_item_cov.rst;
coverpoint seq_item_cov.srcCy;
             rst_g:
              srcCy_g:
                          coverpoint seq_item_cov.srcAc;
coverpoint seq_item_cov.bit_in;
             srcAc_g:
             bit_in_g:
             op_code_g: coverpoint seq_item_cov. op_code{ illegal_bins mul={4'b0011 }; illegal_bins div={4'b0100};}
                          coverpoint seq_item_cov.src1;
coverpoint seq_item_cov.src2;
coverpoint seq_item_cov.src3;
             src1_g:
              src2_g:
             src3_g:
              desCy_g:
                           coverpoint seq_item_cov.desCy;
                           coverpoint seq_item_cov.desAc;
             desAc_g:
desOv_g:
                             coverpoint seq_item_cov.desOv;
             des2_g: coverpoint seq_item_cov.des1;
des_acc_g: coverpoint seq_item_cov.des2;
                            coverpoint seq_item_cov.des1;
                              coverpoint seq_item_cov.des_acc;
             sub_result_g: coverpoint seq_item_cov.sub_result;
       function new(string name = "ALU_coverage", uvm_component parent = null);
          super.new (name, parent);
          cvr_grp = new();
     function void build phase (uvm phase phase);
        super.build_phase (phase);
        cov_export = new("cov_export", this);
        cov fifo = new("cov fifo", this);
      function void connect_phase (uvm_phase phase);
         super. connect phase (phase);
         cov export.connect (cov fifo.analysis export);
      task run phase (uvm phase phase);
          super.run_phase(phase);
          forever begin
              cov_fifo.get (seq_item_cov);
              cvr_grp.sample();
          end
  endclass
```



4. Simulation Results:

4.1. Waveform:




4.2. UVM Report Summary:

```
* Questa UVM Transaction Recording Turned ON.
# * recording_detail has been set.
# * To turn off, set 'recording_detail' to off:
# * uvm_config_db#(int) ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# UVM INFO ALU_test.sv(53) @ 200: uvm_test_top [run_phase] reset_deasserted
# UVM_INFO ALU_test.sv(56) @ 200: uvm_test_top [run_phase] main_seq_asserted
# UVM_INFO ALU test.sv[58] @ 400200: uvm_test_top [run_phase] main_seq_deasserted
# UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 400200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ALU scoreboard.sv(360) @ 400200: uvm_test_top.env.sb [report_phase] total successful transactions: 2001
# UVM INFO ALU scoreboard.sv(361) @ 400200: uvm test top.env.sb [report phase] total failled transactions: 0
  --- UVM Report Summary ---
# ** Report counts by severity
# UVM_INFO : 10
# UVM_WARNING :
# UVM ERROR :
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM]
# [RNTST]
# [TEST_DONE]
# [report_phase]
# [run_phase]
# ** Note: $finish : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
     Time: 4002 ns Iteration: 61 Instance: /ALU_top
```



4.3. Coverage Results:





			• /		
5-7572-8639758-47292-872 5				42000 000000000	
bin auto[12:15]	30	1	- 5	Covered	
bin auto[16:19]	30	1	=	Covered	
bin auto[20:23]	25	1	9	Covered	
bin auto[24:27]	25	1	~	Covered	
bin auto[28:31]	25	1	<u>=</u>	Covered	
bin auto[32:35]	29	1	=	Covered	
bin auto[36:39]	34	1	9	Covered	
bin auto[40:43]	38	1	2	Covered	
bin auto[44:47]	26	1	=	Covered	
bin auto[48:51]	42	1	-	Covered	
bin auto[52:55]	36	1	9	Covered	
bin auto[56:59]	32	1	2	Covered	
bin auto[60:63]	36	1	-	Covered	
bin auto[64:67]	39	1		Covered	
bin auto[68:71]	34	1		Covered	
bin auto[72:75]	30	1	123	Covered	
bin auto[76:79]	27	1	_	Covered	
	31	1		Covered	
bin auto[80:83]		1			
bin auto[84:87]	27		-	Covered	
bin auto[88:91]	37	1	~	Covered	
bin auto[92:95]	33	1	-	Covered	
bin auto[96:99]	31	1	9	Covered	
bin auto[100:103]	34	1	=	Covered	
bin auto[104:107]	33	1	€	Covered	
bin auto[108:111]	27	1	<u>=</u>	Covered	
bin auto[112:115]	28	1	=	Covered	
bin auto[116:119]	28	1	=	Covered	
bin auto[120:123]	37	1	2	Covered	
bin auto[124:127]	27	1	=	Covered	
bin auto[128:131]	33	1	=	Covered	
bin auto[132:135]	24	1	=	Covered	
bin auto[136:139]	29	1	2	Covered	
bin auto[140:143]	29	1	-	Covered	
bin auto[144:147]	39			Covered	
bin_auto[148:151]		1			
bin auto[148:151]	33	1	91 8	Covered	
bin auto[152:155]	33 33	1 1	9	Covered Covered	
	33	1	9 0	Covered	
bin auto[152:155] bin auto[156:159]	33 33 28	1 1 1	ā	Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135]	33 33 28	1 1 1		Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139]	33 33 28 24 29	1 1 1	28-3 28-3 28-3	Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143]	33 33 28 24 29 29	1 1 1 1 1	57 200 200 200 200	Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147]	33 33 28 24 29 29 39	1 1 1 1 1 1	50 820 870 880	Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151]	33 33 28 24 29 29 39 39	1 1 1 1 1 1 1	100 100 100 100 100	Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155]	33 33 28 24 29 29 39 33 33	1 1 1 1 1 1 1 1		Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[156:159]	33 33 28 24 29 29 39 39 33 33 33 28	1 1 1 1 1 1 1 1 1	100 100 100 100 100	Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[156:159] bin auto[160:163]	33 33 28 24 29 29 39 33 33 33 28 25	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[156:159] bin auto[160:163] bin auto[164:167]	33 33 28 24 29 29 39 33 33 28 25 32	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	50 (50 (50 (50 (50 (50 (50 (50 (50 (50 (Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[160:163] bin auto[164:167] bin auto[168:171]	33 33 28 24 29 29 39 33 33 28 25 32	1 1 1 1 1 1 1 1 1 1 1 1	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[160:163] bin auto[164:167] bin auto[168:171] bin auto[172:175]	33 33 28 24 29 29 39 33 33 28 25 32 37 38	1 1 1 1 1 1 1 1 1 1 1 1 1	50 (50 (50 (50 (50 (50 (50 (50 (50 (50 (Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[160:163] bin auto[164:167] bin auto[168:171]	33 33 28 24 29 29 39 33 33 28 25 32	1 1 1 1 1 1 1 1 1 1 1 1		Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[160:163] bin auto[164:167] bin auto[168:171] bin auto[172:175]	33 33 28 24 29 29 39 33 33 28 25 32 37 38	1 1 1 1 1 1 1 1 1 1 1 1 1	(A) (A) (A) (A) (A) (A) (A) (A) (A) (A)	Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[152:155] bin auto[160:163] bin auto[164:167] bin auto[168:171] bin auto[172:175] bin auto[172:175] bin auto[176:179]	33 33 28 24 29 29 39 33 33 33 28 25 32 37 38 26	1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[152:155] bin auto[160:163] bin auto[164:167] bin auto[168:171] bin auto[172:175] bin auto[176:179] bin auto[178:183]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[156:155] bin auto[156:159] bin auto[160:163] bin auto[164:167] bin auto[172:175] bin auto[176:179] bin auto[176:179] bin auto[188:183] bin auto[188:191]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[156:155] bin auto[156:159] bin auto[160:163] bin auto[164:167] bin auto[168:171] bin auto[172:175] bin auto[172:175] bin auto[188:183] bin auto[188:191] bin auto[192:195]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[160:163] bin auto[164:167] bin auto[167:175] bin auto[172:175] bin auto[188:171] bin auto[188:183] bin auto[188:191] bin auto[198:195] bin auto[198:199]	33 33 28 24 29 29 29 39 33 33 33 28 25 37 38 26 29 41 36 30 30 32	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[152:155] bin auto[160:163] bin auto[160:163] bin auto[164:167] bin auto[172:175] bin auto[176:179] bin auto[178:183] bin auto[184:187] bin auto[184:187] bin auto[182:195] bin auto[192:195] bin auto[196:199] bin auto[200:203]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30 30 32 27			Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[152:155] bin auto[160:163] bin auto[160:163] bin auto[168:171] bin auto[176:179] bin auto[176:179] bin auto[180:183] bin auto[188:181] bin auto[188:191] bin auto[192:195] bin auto[196:199] bin auto[200:203] bin auto[200:203]	33 33 28 24 29 29 29 39 33 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43			Covered	
bin auto[152:155] bin auto[156:159] bin auto[132:135] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[156:159] bin auto[156:159] bin auto[160:163] bin auto[168:171] bin auto[176:179] bin auto[176:179] bin auto[188:183] bin auto[188:183] bin auto[188:191] bin auto[192:195] bin auto[190:208] bin auto[204:207] bin auto[208:211]	33 33 28 24 29 29 29 39 33 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[156:159] bin auto[160:163] bin auto[162:157] bin auto[168:171] bin auto[172:175] bin auto[176:179] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:189] bin auto[180:189] bin auto[190:203] bin auto[204:207] bin auto[208:211] bin auto[212:215]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[160:163] bin auto[160:163] bin auto[161:171] bin auto[172:175] bin auto[172:175] bin auto[180:183] bin auto[180:193] bin auto[200:203] bin auto[200:201] bin auto[200:211] bin auto[212:215] bin auto[216:219]	33 33 28 24 29 29 29 39 33 33 33 28 25 37 38 26 29 41 36 30 30 32 27 43 31 35 33			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[152:155] bin auto[166:159] bin auto[166:163] bin auto[168:167] bin auto[172:175] bin auto[176:179] bin auto[188:183] bin auto[188:187] bin auto[188:187] bin auto[192:195] bin auto[192:195] bin auto[202:203] bin auto[202:211] bin auto[212:215] bin auto[216:219] bin auto[216:219] bin auto[220:223]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30 30 32 27 43 31 35 33			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[152:155] bin auto[152:155] bin auto[156:159] bin auto[166:163] bin auto[166:163] bin auto[168:171] bin auto[172:175] bin auto[176:179] bin auto[180:183] bin auto[188:183] bin auto[188:181] bin auto[196:199] bin auto[200:203] bin auto[201:211] bin auto[216:219] bin auto[216:219] bin auto[216:213] bin auto[216:223] bin auto[222:223] bin auto[222:223]	33 33 28 24 29 29 29 39 33 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 35 37 38 26 29 39 41 36 37 38 38 38 38 38 38 38 38 38 38			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[152:155] bin auto[156:159] bin auto[166:163] bin auto[166:163] bin auto[168:171] bin auto[176:175] bin auto[176:179] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:189] bin auto[190:195] bin auto[201:215] bin auto[201:2215] bin auto[202:223] bin auto[212:215] bin auto[222:223]	33 33 28 24 29 29 39 33 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 44 23 25			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[152:155] bin auto[152:155] bin auto[156:159] bin auto[166:163] bin auto[166:163] bin auto[168:171] bin auto[172:175] bin auto[176:179] bin auto[180:183] bin auto[188:183] bin auto[188:181] bin auto[196:199] bin auto[200:203] bin auto[201:211] bin auto[216:219] bin auto[216:219] bin auto[216:213] bin auto[216:223] bin auto[222:223] bin auto[222:223]	33 33 28 24 29 29 29 39 33 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 35 37 38 26 29 39 41 36 37 38 38 38 38 38 38 38 38 38 38			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[152:155] bin auto[156:159] bin auto[166:163] bin auto[166:163] bin auto[168:171] bin auto[176:175] bin auto[176:179] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:189] bin auto[190:195] bin auto[201:215] bin auto[201:2215] bin auto[202:223] bin auto[212:215] bin auto[222:223]	33 33 28 24 29 29 39 33 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 44 23 25			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[156:159] bin auto[160:163] bin auto[164:167] bin auto[176:179] bin auto[176:179] bin auto[188:183] bin auto[188:191] bin auto[192:195] bin auto[202:203] bin auto[204:207] bin auto[216:219] bin auto[222:231] bin auto[222:235]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 44 23 25 27			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[156:159] bin auto[160:163] bin auto[160:163] bin auto[161:17] bin auto[172:175] bin auto[176:179] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:183] bin auto[180:189] bin auto[192:195] bin auto[201:295] bin auto[201:201] bin auto[202:215] bin auto[202:233] bin auto[222:235] bin auto[223:235] bin auto[236:239]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 44 23 25 27 38			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[144:151] bin auto[152:155] bin auto[152:155] bin auto[166:163] bin auto[166:163] bin auto[162:167] bin auto[172:175] bin auto[176:179] bin auto[180:183] bin auto[188:181] bin auto[196:199] bin auto[202:203] bin auto[204:207] bin auto[212:215] bin auto[216:219] bin auto[224:227] bin auto[228:231] bin auto[228:235] bin auto[224:243] bin auto[224:247]	33 33 28 24 29 29 29 39 33 33 28 25 32 37 38 26 29 41 36 30 32 27 43 31 35 33 34 44 23 25 27 30 30 31 31 32 33 34 35 36 37 38 38 39 30 31 31 31 31 32 33 34 35 36 37 38 38 39 30 30 30 30 30 30 30 30 30 30			Covered	
bin auto[152:155] bin auto[156:159] bin auto[136:139] bin auto[140:143] bin auto[144:147] bin auto[148:151] bin auto[152:155] bin auto[152:155] bin auto[166:163] bin auto[166:163] bin auto[168:167] bin auto[172:175] bin auto[176:179] bin auto[188:183] bin auto[188:187] bin auto[188:187] bin auto[189:183] bin auto[180:183] bin auto[192:195] bin auto[192:195] bin auto[202:203] bin auto[202:207] bin auto[202:211] bin auto[212:215] bin auto[222:227] bin auto[222:227] bin auto[222:235] bin auto[232:235] bin auto[232:235] bin auto[236:239] bin auto[240:240]	33 33 28 24 29 29 29 39 33 33 28 25 37 38 26 29 41 36 30 32 27 43 31 35 33 34 44 23 25 27 30 31 31 32 33 34 35 36 37 38 38 39 40 41 41 41 41 41 41 41 41 41 41			Covered	