

EE529 Embedded Systems

Lab Assignment 1

Student Name : Ayan Garg

Roll Number : B23484

Contents

1	Objective	2
1.1	Question 1	2
1.2	Question 2	2
1.3	Question 3	2
2	Theory	2
2.1	Question 1	2
2.2	Question 2	3
2.3	Question 3	4
2.3.1	Overflow Detection	5
3	VHDL Implementation	5
3.1	Question 1	5
3.1.1	RTL / Behavioral VHDL Description	5
3.1.2	Testbench	6
3.2	Question 2a	6
3.2.1	RTL / Behavioral VHDL Description	6
3.2.2	Testbench	9
3.3	Question 2b	10
3.3.1	RTL / Behavioral VHDL Description	10
3.3.2	Testbench	11
3.4	Question 3	11
3.4.1	RTL / Behavioral VHDL Description	11
3.4.2	Testbench	13
4	Results	14
4.1	Question 1	14
4.2	Question 2a	14
4.3	Question 2b	15
4.4	Question 3	16
5	Conclusion	16
5.1	Question 1	16
5.2	Question 2	17
5.3	Question 3	17
6	References	18

1 Objective

1.1 Question 1

The objective of this experiment is to understand and implement a control-driven digital switching system. This includes designing a 2×2 switch that routes input data to output ports based on a multi-bit control signal, interpreting functional truth tables, and realizing the design using VHDL.

1.2 Question 2

The objective of this experiment is to design and implement a configurable arithmetic circuit capable of performing multiple operations—addition, subtraction, increment, and decrement—using a control signal. The experiment emphasizes hierarchical digital design by starting from a half-adder dataflow model and building complex arithmetic units using structural modeling. Additionally, it aims to compare design approaches using multiple adders versus a single adder in terms of modularity and hardware utilization.

1.3 Question 3

The objective of this experiment is to design an 8-bit signed saturation adder that emulates the saturation behavior of an analog amplifier. The goal is to detect arithmetic overflow conditions and limit the output to the maximum or minimum representable values accordingly. This experiment helps in understanding overflow handling, signed arithmetic, and practical digital signal processing requirements through VHDL implementation.

2 Theory

2.1 Question 1

A digital switch is a combinational logic circuit used to route input data signals to different output ports based on control signals. Such switches are fundamental components in digital communication systems, embedded processors, and on-chip interconnects, where flexible and efficient data routing is required.

A 2×2 switch consists of two input data ports, $x(0)$ and $x(1)$, two output ports, $y(0)$ and $y(1)$, and a 2-bit control signal $\text{ctrl}[1 : 0]$. The switch operates as a purely combinational circuit; therefore, the outputs depend only on the current values of the inputs and the control signal, with no memory elements involved.

The operation of the 2×2 switch is controlled by a 2-bit control signal $\text{ctrl}[1 : 0]$. Table 1 summarizes the different switching modes and the corresponding output behavior.

Table 1: Modes of Operation of the 2×2 Switch

Control Signal (ctrl)	Mode of Operation	$y(0)$	$y(1)$
00	Pass Mode	$x(0)$	$x(1)$
01	Cross Mode	$x(1)$	$x(0)$
10	Broadcast $x(0)$	$x(0)$	$x(0)$
11	Broadcast $x(1)$	$x(1)$	$x(1)$

2.2 Question 2

An arithmetic circuit is a fundamental combinational building block used in digital systems to perform basic numerical operations. In this experiment, a configurable 16-bit arithmetic circuit is designed to perform four operations—addition, subtraction, increment, and decrement—on unsigned operands. The specific operation is selected using a 2-bit control signal, making the circuit suitable for use in simple arithmetic logic units (ALUs) and embedded datapaths.

The supported operations are summarized as follows:

- Addition: $a + b$
- Subtraction: $a - b$
- Increment: $a + 1$
- Decrement: $a - 1$

Both input operands a and b are treated as 16-bit unsigned numbers, and all arithmetic is performed using two's-complement binary representation. Since the design is unsigned, overflow and underflow result in wrap-around behavior, with the carry-out signal indicating overflow (for addition) or borrow (for subtraction).

Hierarchical Design Approach

The arithmetic circuit is constructed hierarchically to emphasize modular and reusable digital design principles. At the lowest level, a half adder is implemented using basic logic gates to generate sum and carry outputs. Two half adders are then combined to form a 1-bit full adder, which serves as the fundamental arithmetic unit.

Sixteen such full adders are cascaded in a ripple-carry configuration to realize a 16-bit full adder. This adder forms the core computational block used throughout the design for implementing higher-level arithmetic functions.

Design Using Multiple Arithmetic Blocks (Q2a)

In the first approach, separate hardware blocks are used for each arithmetic operation. Two 16-bit adders are employed to perform addition and subtraction, while dedicated incrementor and decrementor circuits are used for $a+1$ and $a-1$, respectively. Subtraction is implemented using two's-complement arithmetic by inverting the operand b and adding a carry-in of one.

The outputs of these arithmetic units are connected to a 4:1 multiplexer controlled by the 2-bit control signal. This design approach is highly modular and easy to understand, but it incurs higher hardware cost due to the presence of multiple arithmetic units.

Optimized Design Using a Single Adder (Q2b)

In the second approach, the arithmetic circuit is optimized to use only a single 16-bit adder. This is achieved by observing that all required operations can be expressed in the general form:

$$Y = A + B_{\text{sel}} + C_{\text{in}}$$

By appropriately selecting the second adder input B_{sel} and the carry-in C_{in} using control logic, the same adder can perform addition, subtraction, increment, and decrement operations. For example, subtraction is performed by feeding the one's complement of b to the adder and asserting the carry-in, while decrement is achieved by adding a constant value of all ones.

This single-adder design significantly reduces hardware utilization while maintaining functional correctness. Such an approach closely resembles practical ALU designs used in processors, where control logic is used to maximize hardware reuse and efficiency.

2.3 Question 3

Analog amplifiers exhibit inherent output limiting due to finite supply rails. When the amplified signal exceeds the allowable voltage range, the output saturates at either the positive supply ($+V_{\text{cc}}$) or the negative supply ($-V_{\text{cc}}$). This saturation behavior prevents unbounded output growth and ensures stable operation.

In digital signal processing (DSP) systems employing fixed-point arithmetic, an analogous limitation arises due to finite word length. Conventional two's-complement addition results in wrap-around overflow, where arithmetic overflow causes the result to cycle through the representable range. Such behavior is undesirable in DSP applications, as it introduces large numerical errors and signal distortion.




Figure 1: Proposed Circuit Architecture for Signed Saturation Adder

Figure 1 illustrates the proposed 2-input signed saturation adder architecture. The input operands P_1 and P_2 are first processed by a non-saturating signed adder, which computes the temporary sum T_1 using extended precision. The sign bits of the operands (s_{p1} , s_{p2}) and the sign of the temporary sum (s_{t1}) are applied to the overflow detector, which determines whether signed overflow has occurred. In parallel, the saturation value generator (V-Gen) produces the saturation constant $T_2 = V_2$, corresponding to the maximum positive or maximum negative representable value depending on the operand sign. An n -bit multiplexer selects between the normal arithmetic result T_1 and the saturation value T_2 based on the overflow control signal o_1 , thereby producing the final saturated output Z_2 .

2.3.1 Overflow Detection

For two's-complement signed addition, overflow occurs only when both operands have the same sign and the sign of the result differs. The overflow condition is given by

$$o_1 = (s_{p_1} = s_{p_2}) \wedge (s_{t_1} \neq s_{p_1}) \quad (1)$$

The equivalent Boolean expression is

$$o_1 = (s_{p_1} \cdot s_{p_2} \cdot \overline{s_{t_1}}) + (\overline{s_{p_1}} \cdot \overline{s_{p_2}} \cdot s_{t_1}) \quad (2)$$

Table 2: Signed Overflow Condition for Two's-Complement Addition

s_{p_1}	s_{p_2}	s_{t_1}	o_1
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	0
0	1	X	0
1	0	X	0

This overflow detection scheme ensures correct saturation behavior and eliminates wrap-around errors, making the digital adder behavior analogous to that of an analog amplifier operating within supply limits.

3 VHDL Implementation

3.1 Question 1

3.1.1 RTL / Behavioral VHDL Description

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity lab1 is
5      Port (
6          x1 : in  std_logic;
7          x2 : in  std_logic;
8          sel : in  std_logic_vector(1 downto 0);
9          y1 : out std_logic;
10         y2 : out std_logic
11     );
12 end lab1;
13
14 architecture Behavioral of lab1 is
15 begin
16     process(x1, x2, sel)
17     begin
18         case sel is
19             when "00" =>
20                 y1 <= x1;
21                 y2 <= x2;
22
23             when "01" =>
24                 y1 <= x2;
25                 y2 <= x1;
26
27             when "10" =>
28                 y1 <= x1;
29                 y2 <= x1;
30
31             when others =>
32                 y1 <= x2;
33                 y2 <= x2;
34         end case;
35     end process;
36 end Behavioral;

```

Listing 1: VHDL Code for 2×2 Switch

3.1.2 Testbench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tb_lab1 is
5  end tb_lab1;
6
7  architecture Behavioral of tb_lab1 is
8
9      component lab1
10         Port (
11             x1 : in  std_logic;
12             x2 : in  std_logic;
13             sel : in  std_logic_vector(1 downto 0);
14             y1 : out std_logic;
15             y2 : out std_logic
16         );
17     end component;
18
19     signal x1 : std_logic := '0';
20     signal x2 : std_logic := '0';
21     signal sel : std_logic_vector(1 downto 0) := "00";
22     signal y1 : std_logic;
23     signal y2 : std_logic;
24
25 begin
26
27     uut: lab1
28         port map (
29             x1 => x1,
30             x2 => x2,
31             sel => sel,
32             y1 => y1,
33             y2 => y2
34         );
35
36     stim_proc: process
37     begin
38
39         x1 <= '0'; x2 <= '1'; sel <= "00";
40         wait for 10 ns;
41
42         sel <= "01";
43         wait for 10 ns;
44
45         sel <= "10";
46         wait for 10 ns;
47
48         sel <= "11";
49         wait for 10 ns;
50
51         wait;
52     end process;
53
54 end Behavioral;

```

Listing 2: VHDL Test Bench for 2×2 Switch

3.2 Question 2a

3.2.1 RTL / Behavioral VHDL Description

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity HA is
5      Port (
6          A : in  STD_LOGIC;
7          B : in  STD_LOGIC;
8          SUM : out STD_LOGIC;
9          CARRY : out STD_LOGIC
10     );
11 end HA;
12
13 architecture Behavioral of HA is
14 begin
15     SUM <= A xor B;
16     CARRY <= A and B;
17 end Behavioral;

```

Listing 3: VHDL Code for Half Adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity FA is
5      Port (

```

```

6      A      : in  STD_LOGIC;
7      B      : in  STD_LOGIC;
8      Cin    : in  STD_LOGIC;
9      SUM    : out STD_LOGIC;
10     Cout   : out STD_LOGIC
11 );
12 end FA;
13
14 architecture Structural of FA is
15     component HA
16     Port (
17         A      : in  STD_LOGIC;
18         B      : in  STD_LOGIC;
19         SUM    : out STD_LOGIC;
20         CARRY  : out STD_LOGIC
21     );
22     end component;
23
24     signal S1, C1, C2 : STD_LOGIC;
25
26 begin
27
28     HA1: HA
29     port map (
30         A      => A,
31         B      => B,
32         SUM    => S1,
33         CARRY  => C1
34     );
35
36     HA2: HA
37     port map (
38         A      => S1,
39         B      => Cin,
40         SUM    => SUM,
41         CARRY  => C2
42     );
43
44     Cout <= C1 or C2;
45
46 end Structural;

```

Listing 4: VHDL Code for 1 bit Full Adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity FA_16bit is
5      Port (
6          A      : in  STD_LOGIC_VECTOR(15 downto 0);
7          B      : in  STD_LOGIC_VECTOR(15 downto 0);
8          Cin    : in  STD_LOGIC;
9          SUM    : out STD_LOGIC_VECTOR(15 downto 0);
10         Cout   : out STD_LOGIC
11     );
12 end FA_16bit;
13
14 architecture Structural of FA_16bit is
15
16     component FA
17     Port (
18         A      : in  STD_LOGIC;
19         B      : in  STD_LOGIC;
20         Cin    : in  STD_LOGIC;
21         SUM    : out STD_LOGIC;
22         Cout   : out STD_LOGIC
23     );
24     end component;
25
26     signal C : STD_LOGIC_VECTOR(16 downto 0);
27
28 begin
29     C(0) <= Cin;
30     GEN_FA : for i in 0 to 15 generate
31         FA_i : FA
32         port map (
33             A      => A(i),
34             B      => B(i),
35             Cin    => C(i),
36             SUM    => SUM(i),
37             Cout   => C(i+1)
38         );
39     end generate;
40     Cout <= C(16);
41 end Structural;

```

Listing 5: VHDL Code for 16 bit Full Adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Incrementor_16bit is
5      Port (
6          A      : in  STD_LOGIC_VECTOR(15 downto 0);
7          Y      : out STD_LOGIC_VECTOR(15 downto 0);

```



```

8      Cout : out STD_LOGIC
9    );
10 end Incrementor_16bit;
11
12 architecture Structural of Incrementor_16bit is
13
14     component FA_16bit
15     Port (
16         A      : in  STD_LOGIC_VECTOR(15 downto 0);
17         B      : in  STD_LOGIC_VECTOR(15 downto 0);
18         Cin    : in  STD_LOGIC;
19         SUM    : out STD_LOGIC_VECTOR(15 downto 0);
20         Cout   : out STD_LOGIC
21     );
22 end component;
23
24 constant ZERO : STD_LOGIC_VECTOR(15 downto 0) := (others => '0');
25
26 begin
27
28     FA_INC : FA_16bit
29     port map (
30         A      => A,
31         B      => ZERO,
32         Cin    => '1',
33         SUM    => Y,
34         Cout   => Cout
35     );
36
37 end Structural;

```

Listing 6: VHDL Code for 16 bit Incrementor

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity top_2a is
5     Port (
6         a      : in  STD_LOGIC_VECTOR(15 downto 0);
7         b      : in  STD_LOGIC_VECTOR(15 downto 0);
8         ctrl   : in  STD_LOGIC_VECTOR(1 downto 0);
9         y      : out STD_LOGIC_VECTOR(15 downto 0);
10        cout   : out STD_LOGIC
11    );
12 end top_2a;
13
14 architecture Structural of top_2a is
15
16     component FA_16bit
17     Port (
18         A      : in  STD_LOGIC_VECTOR(15 downto 0);
19         B      : in  STD_LOGIC_VECTOR(15 downto 0);
20         Cin    : in  STD_LOGIC;
21         SUM    : out STD_LOGIC_VECTOR(15 downto 0);
22         Cout   : out STD_LOGIC
23     );
24 end component;
25
26     component Incrementor_16bit
27     Port (
28         A      : in  STD_LOGIC_VECTOR(15 downto 0);
29         Y      : out STD_LOGIC_VECTOR(15 downto 0);
30         Cout   : out STD_LOGIC
31     );
32 end component;
33
34     component Decrementor_16bit
35     Port (
36         A      : in  STD_LOGIC_VECTOR(15 downto 0);
37         Y      : out STD_LOGIC_VECTOR(15 downto 0);
38         Bout   : out STD_LOGIC
39     );
40 end component;
41
42 -- Internal signals
43 signal add_ab, sub_ab, inc_a, dec_a : STD_LOGIC_VECTOR(15 downto 0);
44 signal c_add, c_sub, c_inc, c_dec   : STD_LOGIC;
45 signal b_inv                        : STD_LOGIC_VECTOR(15 downto 0);
46
47 begin
48
49     b_inv <= not b;
50
51     ADD1 : FA_16bit
52     port map (
53         A      => a,
54         B      => b,
55         Cin    => '0',
56         SUM    => add_ab,
57         Cout   => c_add
58     );
59
60     ADD2 : FA_16bit
61     port map (
62         A      => a,
63         B      => b_inv,
64         Cin    => '1',

```

```

65         SUM => sub_ab,
66         Cout => c_sub
67     );
68
69     INC1 : Incrementor_16bit
70     port map (
71         A    => a,
72         Y    => inc_a,
73         Cout => c_inc
74     );
75
76     DEC1 : Decrementor_16bit
77     port map (
78         A    => a,
79         Y    => dec_a,
80         Bout => c_dec
81     );
82
83     process(ctrl, add_ab, sub_ab, inc_a, dec_a,
84             c_add, c_sub, c_inc, c_dec)
85     begin
86         case ctrl is
87             when "00" =>
88                 y    <= add_ab;
89                 cout <= c_add;
90
91             when "01" =>
92                 y    <= sub_ab;
93                 cout <= c_sub;
94
95             when "10" =>
96                 y    <= inc_a;
97                 cout <= c_inc;
98
99             when others => -- "11"
100                 y    <= dec_a;
101                 cout <= c_dec;
102         end case;
103     end process;
104
105 end Structural;

```

Listing 7: VHDL Code for Top Module

3.2.2 Testbench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  library std;
4  use std.env.all;
5
6  entity top_2a_tb is
7  end top_2a_tb;
8
9  architecture Behavioral of top_2a_tb is
10
11     signal a      : STD_LOGIC_VECTOR(15 downto 0);
12     signal b      : STD_LOGIC_VECTOR(15 downto 0);
13     signal ctrl   : STD_LOGIC_VECTOR(1 downto 0);
14     signal y      : STD_LOGIC_VECTOR(15 downto 0);
15     signal cout   : STD_LOGIC;
16
17     component top_2a
18     Port (
19         a      : in  STD_LOGIC_VECTOR(15 downto 0);
20         b      : in  STD_LOGIC_VECTOR(15 downto 0);
21         ctrl   : in  STD_LOGIC_VECTOR(1 downto 0);
22         y      : out STD_LOGIC_VECTOR(15 downto 0);
23         cout   : out STD_LOGIC
24     );
25     end component;
26
27 begin
28
29     DUT : top_2a
30     port map (
31         a    => a,
32         b    => b,
33         ctrl => ctrl,
34         y    => y,
35         cout => cout
36     );
37
38     -- Stimulus process
39     stim_proc : process
40     begin
41
42         a    <= x"000A";
43         b    <= x"0005";
44         ctrl <= "00";
45         wait for 10 ns;
46
47         a    <= x"000A";

```

```

48     b    <= x"0005";
49     ctrl <= "01";
50     wait for 10 ns;
51
52     a    <= x"000F";
53     b    <= x"0000";
54     ctrl <= "10";
55     wait for 10 ns;
56
57     a    <= x"0001";
58     ctrl <= "11";
59     wait for 10 ns;
60
61     stop;
62 end process;
63
64 end Behavioral;

```

Listing 8: VHDL Test Bench for Q2a

3.3 Question 2b

3.3.1 RTL / Behavioral VHDL Description

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity top_2b is
5      Port (
6          a    : in  STD_LOGIC_VECTOR(15 downto 0);
7          b    : in  STD_LOGIC_VECTOR(15 downto 0);
8          ctrl : in  STD_LOGIC_VECTOR(1 downto 0);
9          y    : out STD_LOGIC_VECTOR(15 downto 0);
10         cout : out STD_LOGIC
11     );
12 end top_2b;
13
14 architecture Structural of top_2b is
15
16     component FA_16bit
17     Port (
18         A    : in  STD_LOGIC_VECTOR(15 downto 0);
19         B    : in  STD_LOGIC_VECTOR(15 downto 0);
20         Cin  : in  STD_LOGIC;
21         SUM  : out STD_LOGIC_VECTOR(15 downto 0);
22         Cout : out STD_LOGIC
23     );
24 end component;
25
26 signal B_sel : STD_LOGIC_VECTOR(15 downto 0);
27 signal Cin   : STD_LOGIC;
28
29 begin
30
31     process(ctrl, a, b)
32     begin
33         case ctrl is
34             when "00" =>
35                 B_sel <= b;
36                 Cin   <= '0';
37
38             when "01" =>
39                 B_sel <= not b;
40                 Cin   <= '1';
41
42             when "10" =>
43                 B_sel <= (others => '0');
44                 Cin   <= '1';
45
46             when others =>
47                 B_sel <= (others => '1');
48                 Cin   <= '0';
49         end case;
50     end process;
51
52     ADDER : FA_16bit
53     port map (
54         A    => a,
55         B    => B_sel,
56         Cin  => Cin,
57         SUM  => y,
58         Cout => cout
59     );
60
61 end Structural;

```

Listing 9: VHDL Code for Top Module

3.3.2 Testbench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  library std;
4  use std.env.all;
5
6  entity top_2b_tb is
7  end top_2b_tb;
8
9  architecture Behavioral of top_2b_tb is
10     signal a      : STD_LOGIC_VECTOR(15 downto 0);
11     signal b      : STD_LOGIC_VECTOR(15 downto 0);
12     signal ctrl   : STD_LOGIC_VECTOR(1 downto 0);
13     signal y      : STD_LOGIC_VECTOR(15 downto 0);
14     signal cout   : STD_LOGIC;
15     component top_2b
16     Port (
17         a      : in  STD_LOGIC_VECTOR(15 downto 0);
18         b      : in  STD_LOGIC_VECTOR(15 downto 0);
19         ctrl   : in  STD_LOGIC_VECTOR(1 downto 0);
20         y      : out STD_LOGIC_VECTOR(15 downto 0);
21         cout   : out STD_LOGIC
22     );
23     end component;
24
25 begin
26
27     DUT : top_2b
28     port map (
29         a  => a,
30         b  => b,
31         ctrl => ctrl,
32         y  => y,
33         cout => cout
34     );
35
36     stim_proc : process
37     begin
38
39         a  <= x"000A";
40         b  <= x"0005";
41         ctrl <= "00";
42         wait for 10 ns;
43
44         a  <= x"000A";
45         b  <= x"0005";
46         ctrl <= "01";
47         wait for 10 ns;
48
49         a  <= x"000F";
50         b  <= x"0000";
51         ctrl <= "10";
52         wait for 10 ns;
53
54         a  <= x"0001";
55         ctrl <= "11";
56         wait for 10 ns;
57
58         stop;
59
60     end process;
61 end Behavioral;

```

Listing 10: VHDL Test Bench for Testbench

3.4 Question 3

3.4.1 RTL / Behavioral VHDL Description

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity signed_adder is
6      generic (
7          N : integer := 8
8      );
9      port (
10         a : in  signed(N-1 downto 0);
11         b : in  signed(N-1 downto 0);
12         sum : out signed(N downto 0)
13     );
14 end signed_adder;
15
16 architecture Behavioral of signed_adder is
17 begin
18     sum <= resize(a, N+1) + resize(b, N+1);
19 end Behavioral;

```

Listing 11: VHDL Code for Signed Adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity overflow_detect is
6      generic (
7          N : integer := 8
8      );
9      port (
10         a      : in  signed(N-1 downto 0);
11         b      : in  signed(N-1 downto 0);
12         sum : in  signed(N downto 0);
13         ovf    : out std_logic
14     );
15 end overflow_detect;
16
17 architecture Behavioral of overflow_detect is
18 begin
19
20     ovf <= '1' when
21         (a(N-1) = b(N-1)) and (sum(N-1) /= a(N-1))
22     else '0';
23
24 end Behavioral;

```

Listing 12: VHDL Code for Overflow Detector

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity mux is
6      generic (
7          N : integer := 8
8      );
9      port (
10         d0 : in  signed(N-1 downto 0);
11         d1 : in  signed(N-1 downto 0);
12         sel : in  std_logic;
13         y  : out signed(N-1 downto 0)
14     );
15 end mux;
16
17 architecture Behavioral of mux is
18 begin
19     y <= d0 when sel = '0' else d1;
20 end Behavioral;

```

Listing 13: VHDL Code for 8-bit 2x1 Mux

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity top is
6      generic (
7          N : integer := 8
8      );
9      port (
10         a : in  signed(N-1 downto 0);
11         b : in  signed(N-1 downto 0);
12         y : out signed(N-1 downto 0)
13     );
14 end top;
15
16 architecture Structural of top is
17     signal sum : signed(N downto 0);
18     signal ovf : std_logic;
19     signal sat_val : signed(N-1 downto 0);
20     signal sum_norm : signed(N-1 downto 0);
21
22 begin
23     adder_inst : entity work.signed_adder
24         generic map ( N => N )
25         port map (
26             a => a,
27             b => b,
28             sum => sum
29         );
30
31     sum_norm <= sum(N-1 downto 0);
32     ovf_inst : entity work.overflow_detect
33         generic map ( N => N )
34         port map (
35             a => a,
36             b => b,
37             sum => sum,
38             ovf => ovf
39         );

```

```

40
41     sat_val <= to_signed( 2**((N-1)-1, N ) when a(N-1) = '0' else
42                 to_signed(-2**((N-1), N );
43
44     mux_inst : entity work.mux
45     generic map ( N => N )
46     port map (
47         d0 => sum_norm,
48         d1 => sat_val,
49         sel => ovf,
50         y  => y
51     );
52
53 end Structural;

```

Listing 14: VHDL Code for Top Module

3.4.2 Testbench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity tb_top is
6  end tb_top;
7
8  architecture Behavioral of tb_top is
9
10     constant N : integer := 8;
11
12     signal a      : signed(N-1 downto 0);
13     signal b      : signed(N-1 downto 0);
14     signal y      : signed(N-1 downto 0);
15
16 begin
17
18     dut : entity work.top
19     generic map ( N => N )
20     port map (
21         a => a,
22         b => b,
23         y => y
24     );
25
26     stim_proc : process
27     begin
28
29         a <= to_signed(0, N);
30         b <= to_signed(0, N);
31         wait for 1 ns;
32
33         a <= to_signed(10, N);
34         b <= to_signed(20, N);
35         wait for 10 ns;
36         assert y = to_signed(30, N)
37             report "ERROR: 10 + 20 failed"
38             severity error;
39
40         a <= to_signed(127, N);
41         b <= to_signed(1, N);
42         wait for 10 ns;
43         assert y = to_signed(127, N)
44             report "ERROR: Positive saturation failed"
45             severity error;
46
47         a <= to_signed(-128, N);
48         b <= to_signed(-1, N);
49         wait for 10 ns;
50         assert y = to_signed(-128, N)
51             report "ERROR: Negative saturation failed"
52             severity error;
53
54         a <= to_signed(-50, N);
55         b <= to_signed(-20, N);
56         wait for 10 ns;
57         assert y = to_signed(-70, N)
58             report "ERROR: -50 + -20 failed"
59             severity error;
60
61         a <= to_signed(50, N);
62         b <= to_signed(-20, N);
63         wait for 10 ns;
64         assert y = to_signed(30, N)
65             report "ERROR: 50 + -20 failed"
66             severity error;
67
68         report "All saturation adder test cases passed!" severity note;
69         wait;
70     end process;
71 end Behavioral;

```

Listing 15: VHDL Test Bench for Signed Saturation Adder

4 Results

4.1 Question 1




Figure 2: Simulation Result with Expected Output

4.2 Question 2a




Figure 3: Simulation Result with Expected Output




Figure 4: Schematic of Implemented Circuit

4.3 Question 2b




Figure 5: Simulation Result with Expected Output




Figure 6: Schematic of Implemented Circuit with only 1 Adder

4.4 Question 3




Figure 7: Simulation Result with Expected Output




Figure 8: Schematic of Implemented Signed Saturation Adder

5 Conclusion

5.1 Question 1

In this experiment, a 2×2 digital switching circuit was successfully designed and implemented using VHDL. The switch operates purely as a combinational circuit, routing input data signals to output ports based on a 2-bit control signal. The design demonstrates how control signals can be used to dynamically alter data paths in digital systems.

The functional behavior of the switch exactly matches the expected truth table, as verified through simulation. The achieved switching functionality is summarized in Table 3.

Table 3: Truth Table Achieved for 2×2 Digital Switch

Control Signal (ctrl)	$y(0)$	$y(1)$
00	$x(0)$	$x(1)$
01	$x(1)$	$x(0)$
10	$x(0)$	$x(0)$
11	$x(1)$	$x(1)$

This experiment reinforces the concept of control-driven data routing and highlights the importance of multiplexing logic in embedded and digital communication systems.

5.2 Question 2

This experiment focused on the design and implementation of a configurable 16-bit unsigned arithmetic circuit capable of performing addition, subtraction, increment, and decrement operations. Two different architectural approaches were explored to understand the trade-offs between modularity and hardware efficiency.

In the first approach (Question 2a), separate arithmetic blocks—two adders, an incrementor, and a decrementor—were used to implement each operation independently. The desired output was selected using a multiplexer controlled by a 2-bit control signal. This design offers clarity and modularity but results in higher hardware utilization.

In the second approach (Question 2b), the arithmetic circuit was optimized to use only a single 16-bit adder. By carefully selecting the second operand and carry-in value based on the control signal, all four arithmetic operations were realized using the same adder. This approach significantly reduces hardware resources and closely resembles real-world ALU implementations.

The functional correctness of both designs was validated through simulation. The operations achieved for different control inputs are summarized in Table 4.

Table 4: Truth Table Achieved for Arithmetic Circuit (Unsigned)

Control Signal (ctrl)	Operation	Output Expression
00	Addition	$y = a + b$
01	Subtraction	$y = a - b$
10	Increment	$y = a + 1$
11	Decrement	$y = a - 1$

This experiment demonstrates how control logic can be leveraged to maximize hardware reuse without compromising functionality, an essential concept in efficient digital system design.

5.3 Question 3

The final experiment involved the design of an 8-bit signed saturation adder to emulate the output limiting behavior of an analog amplifier. Unlike conventional two's-complement adders that exhibit wrap-around on overflow, the saturation adder clamps the output to the maximum or minimum representable value when overflow occurs.

The design incorporates overflow detection logic based on operand and result sign bits, along with a multiplexer that selects either the normal sum or a saturation constant. Simulation results confirm that the circuit correctly detects both positive and negative overflow conditions and produces the expected saturated output.

The operational behavior of the signed saturation adder is summarized in Table 5.

Table 5: Truth Table Achieved for Signed Saturation Adder

Operand Signs	Overflow	Output Behavior	Result
Same sign	No	Normal addition	$a + b$
Positive overflow	Yes	Saturate to max	$+2^{N-1} - 1$
Negative overflow	Yes	Saturate to min	-2^{N-1}
Different signs	No	Normal addition	$a + b$

This experiment highlights the importance of overflow handling in fixed-point digital signal processing systems and demonstrates how saturation arithmetic improves numerical stability compared to wrap-around behavior.

6 References

References

- [1] M. J. Schulte, P. I. Balzola, J. Ruan, and J. Glossner, “Parallel saturating multioperand adders,” in *Proc. Int. Conf. Compilers, Architecture, and Synthesis for Embedded Systems (CASES)*, San Jose, CA, USA, Nov. 2000, pp. 172–179.