# **Efabless Caravel "harness" SoC**



#### **Description:**

The efabless Caravel chip is a ready-to-use test harness for creating designs with the Google/SkyWater 130nm open PDK. The Caravel harness comprises a small RISC-V microprocessor based on the simple 2-cycle PicoRV32 RISC-V core implementing the RV32IMC instruction set (see http://riscv.org/), a 32-bit wishbone bus, and an approximately 3.0 mm × 3.6 mm open area for the placement of user IP blocks.

#### Core:

The processor core is the PicoRV32 design (see http://github.com/cliffordwolf/picorv32). The full core description is available from the github site. The hardware implementation is the "large" variant, incorporating options IRQ, MUL, DIV, BARREL\_SHIFTER, and COMPRESSED\_ISA (16-bit instructions).


Core clock rate: (TBD) MHz maximum over all PVT conditions (likely around 50 MHz guaranteed)

#### Features:

Functions/features of the SoC include:

- 1 SPI flash controller
- 1 UART
- 1 SPI master
- 2 counter-timers
- 1 dedicated general-purpose input/output channel 27 shared general-purpose input/output channels 8k word (32768 bytes × 8 bits) on–board SRAM

All-digital frequency-locked loop clock multiplier 128 bit logic analyzer



Caravel harness die (3.6mm x 5.2mm)

#### License:

The Caravel chip is an open-source design, licensed under the terms of Apache 2.0.

#### Repository:

The complete Caravel chip design may be obtained from the git repository located at https://github.com/efabless/caravel/.

#### Process:

The efabless Caravel harness chip is fabricated in SkyWater 0.13µm CMOS technology, with process specifications and data at https://github.com/google/skywater-pdk/.

# **Efabless Caravel "harness" SoC**

#### Version:

This document corresponds to version 2 of the Caravel processor (March 2021).

#### **Revision history:**

Documentation revision 0 (October 14, 2020)

Documentation revision 1 (October 19, 2020)

Changed pinout to add four ground (bump bond) pads in the center, and to move the user area power supply padframe pads into the user area for easier connecting.

Documentation revision 2 (October 27, 2020)

More updates corresponding to RTL-level changes in the description.

Caravel version 2, documentation revision 0 (March 22, 2021)

Generated new bump bond plan and padframe plan, extending the bump bond array to 7  $\times$  10, adding more user GPIO, and making JTAG and CSB into dedicated pins.

# Efabless Caravel PicoRV32 SoC and User Project Harness

page 3

### Pinout (7x10 WLCSP)

rinout	(7X10 WLCSP)	
A1	mprj_io[28]	E8 mprj_io[1]/SDI
A2	vdda2	E9 gpio
A3	mprj_io[31]	E10 flash io1
A4	mprj_io[33]	210 Haon 101
A5	mprj_io[34]	F1 mprj_io[17]
A6	vssa2	F2 mprj_io[16]
A7	mprj_io[36]	F3 mprj_io[14]
A8	mprj_io[38]/spi sdi	F4 mprj_io[11]/flash2 io3
A9	mprj_io[40]/spi csb	F5 vssio/vssa/vssd
A9 A10	vccd	F6 vssio/vssa/vssd
AIU	vccu	
B1	mpri io[26]	· /— · · ·
	mprj_io[26]	F8 mprj_io[3]/ser_rx F9 CSB
B2	mprj_io[29]	F9 CSB F10 JTAG
B3	mprj_io[30]	FIU JIAG
B4 B5	mprj_io[32] vddio/vdda	G1 mprj io[15]
B6	vddio/vdda vddio/vdda	G1 mprj_io[15] G2 vdda1
В0 В7	mprj_io[35]	
В <i>1</i> В8		G3
B9	mprj_io[39]/spi sdo mprj_io[42]/flash io3	G5 mprj_io[8]/flash2 io0
B10	vccd	G6 vssa1
ы	vccu	G7 mprj_io[6]/flash2 csb
C1	mprj_io[24]	G8 mprj_io[4]/ser_tx
C2	mprj_io[25]	G9 mprj_io[2]/SCK
C3	mprj_io[27]	G10 mprj_io[0]/SDO
C4	mprj_io[23]	010 mpij_lo[0]/020
C5	vddio/vdda	
C6	vddio/vdda	GFEDCBA
C7	mprj_io[37]/spi sck	
C8	mprj_io[41]/flash io2	1 0 0 0 0 0 0 1
C9	clock	
C10	resetb	
0.0		
D1	mprj_io[22]	3 0 0 0 0 0 0 1
D2	mprj_io[21]	
D3	mprj_io[13]	4   0 0 0 0 0 0 0
D4	vssd1/vssd2	
D5	vssd1/vssd2	5   0 0 0 0 0 0
D6	vccd1/vccd2	
D7	vccd1/vccd2	6 0 0 0 0 0 0 1
D8	flash csb	
D9	flash io0	7   0 0 0 0 0 0 0
D10	flash clk	
		8   0 0 0 0 0 0
E1	mprj_io[20]	
E2	mprj_io[19]	9 0 0 0 0 0 0 1
E3	mprj_io[18]	
E4	mprj_io[9]/flash2 io1	10   0 0 0 0 0 0
E5	vssio/vssa/vssd	
E6	vssio/vssa/vssd	
E7	mprj_io[7]/flash2 sck	Package as viewed from the bottom.
	1 /= 1 /	

# Pin Description (6x10 WLCSP)

Pin #	Name	Туре	Summary description
B9, C8, A9, B8, A8,		Digital I/O	General purpose configurable digital I/O with
C7, A7, B7, A5, A4, B4, A3, B3, B2, A1, C3, B1, C2, C1, C4, D1, D2, E1, E2, E3, F1, F2, G1, F3, D3, G3, F4, G4, E4, G5, E7, G7, F7, G8, F8, G9, E8, G10			General purpose configurable digital I/O with pullup/pulldown, input or output, enable/disable, analog output, high voltage output, slew rate control. Shared between the user project area and the management SoC.
D10 D8 B9, C8, E10, D9	flash clk flash csb flash io3:0	Digital out Digital out Digital I/O	Flash SPI clock Flash SPI chip select Flash SPI data input/output
C9	clock	Digital in	External CMOS 3.3V clock source
C10	resetb	Digital in	SoC system reset (sense inverted)
G10 E8 F9 G9 G8 F8 F7 E9 F10 G7 E7 F4, G4, E4, G5	SDO SDI CSB SCK ser_tx ser_rx irq gpio JTAG flash2 csb flash2 sck flash2 io3:0	Digital out Digital in Digital in Digital in Digital out Digital in Digital in Digital in Digital I/O Digital I/O Digital out Digital out Digital out Digital I/O	Housekeeping serial interface data output Housekeeping serial interface data input Housekeeping serial interface chip select Housekeeping serial interface clock UART transmit channel UART receive channel External interrupt Management GPIO/user power enable JTAG system access User area QSPI flash enable (sense inverted) User area QSPI flash data
B8 C7 A9 A8	spi_sdo spi_sck spi_csb spi_sdi	Digital out Digital out Digital out Digital in	Serial interface master data output Serial interface master clock Serial interface master chip select Serial interface masterdata input
B5, B6, C5, C6 B5, B6, C5, C6 A10, B10 E5, E6, F5, F6	vddio vdda vccd vssio/vssa/vssd	3.3V Power 3.3V Power 1.8V Power Ground	ESD and padframe power supply Management area power supply Management area digital power supply ESD, padframe, and management area ground
G2 D6, D7 G6 D4, D5	vdda1 vccd1 vssa1 vssd1	3.3V Power 1.8V Power Ground Ground	User area 1 power supply User area 1 digital power supply User area 1 ground User area 1 digital ground
A2 D6, D7 A6 D4, D5	vdda2 vccd2 vssa2 vssd2	3.3V Power 1.8V Power Ground Ground	User area 2 power supply User area 2 digital power supply User area 2 ground User area 2 digital ground

WLCSP (bump bond) 3.2mm × 5.3mm Standard package: Package size: Bump pitch:


0.5 mm

#### **General Purpose I/O**

GPIO (pin E9)

The GPI pin is a single assignable general-purpose digital input or output that is available only to the management SoC and cannot be assigned to the user project area. On the test board provided with the completed user projects, this pin is used to enable the voltage regulators generating the user area power supplies.

The basic function of the GPIO is illustrated below. All writes to reg\_gpio\_data are registered. All reads from reg\_gpio\_data are immediate.



#### GPIO memory address map:

C header name	address	description
reg_gpio_data	0x21000000	GPIO input/output (low bit) GPIO output readback (16th bit)
reg_gpio_ena	0x21000004	GPIO output enable (0 = output, 1 = input)
reg_gpio_pu	0x21000008	GPIO pullup enable (1 = pullup, 0 = none)
reg_gpio_pd	0x2100000c	GPIO pulldown enable (1 = pulldown, 0 = none)
reg_pll_out_dest	0x2f000000	PLL clock output destination (low bit)
reg_trap_out_dest	0x2f000004	Trap output destination (low bit)
reg_irq7_source	0x2f000008	IRQ 7 input source (low bit)

address value

bit

GPIO description, continued.

In the memory-mapped register descriptions below, each register is shown as 32 bits corresponding to the data bus width of the wishbone bus. Addresses, however, are in bytes. Depending on the instruction and data type, the entire 32-bit register can be read in one instruction, or one 16-bit word, or one 8-bit byte.

Table 1

reg\_gpio\_data

	0	<b>x</b> 2	10	00	000	3			0	<b>x</b> 2	10	00	00	2			0	x2	10	00	00	1			0:	<b>x</b> 2	10	00	00	0	
			(	ЭP	Ю	ΟU	ıtpı	ut ı	ea	db	ac	k								G	PI	0	inp	ut/	ou/	ıtpı	ut				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Writing to the address low bit always sets the registered value at the GPIO.

Writing to address bit 16 has no effect.

Reading from the address low bit reads the value at the chip pin.

Reading from address bit 16 reads the value at the multiplexer output (see diagram).

Table 2

reg\_gpio\_ena

	(	)x2	10	00	000	7			0	x2	10	00	000	6			0	x2	10	00	00	)5			0	<b>x</b> 2	10	00	00	4		address
			(	un	def	ine	ed,	re	ad	s z	er	၁)								GI	PIC	) o	utp	out	er	nak	ole					value
31	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

Bit 0 corresponds to the GPIO channel enable.

Bit value 1 indicates an output channel; 0 indicates an input.

Table 3

reg\_gpio\_pu

	0	x2	10	00	0.0	b			0	x2	10	00	0.0	a.			0:	x2	10	00	00	9			0	<b>x</b> 2	10	00	00	8	
			(	und	def	ine	ed,	re	ad	s z	er	o)								(	GΡ	Ol	pi	n p	ull	-up	)				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

address value bit

Bit 0 corresponds to the GPIO channel pull-up state.

Bit value 1 indicates pullup is active; 0 indicates pullup inactive.

Table 4

reg\_gpio\_pd

	0x2	210	00	00	f			0	x2	10	00	00	)e			0	<b>x</b> 2	10	00	00	d			0	<b>x</b> 2	10	00	00	)C		address
		(	un	def	ine	ed,	re	ad	s z	er	o)						G	PI	) p	oin	pυ	ıll-c	ob	٧n	(in	ve	rte	d)			value
31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

Bit 0 corresponds to the GPIO channel pull-down state.

Bit value 1 indicates pullup is active; 0 indicates pulldown is inactive.

GPIO description, continued.

Table 5

reg\_pll\_out\_dest

	0:	x2	f0	00	000	)3			0	x2	f0	00	000	2			0	x2	f0	00	00	1			0	<b>x</b> 2	f0	00	000	0		address
								(u	nde	efir	nec	d, r	ea	ds	ze	ro)	)								ΡL	L	clo	ck	de	est.		value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

The low bit of this register directs the output of the core clock to the GPIO channel, according to the following table:

Regi	ster byte	0x2f000000 value	Clock output directed to this channel
	0	0	(none)
	1	1	Core PLL clock to GPIO out

Note that a high rate core clock  $(e.g., 80 \, \text{MHz})$  may be unable to generate a full swing on the GPIO output.

Table 6

reg\_trap\_out\_dest

address		)4	000	00	f0	<b>x</b> 2	0			)5	000	0.0	f(	x2	0			16	00	00	f0	x2	0:			7	000	00	f0	x2	0	
value		est	de	nal	sigi	p s	tra								)	ro)	ze	ds	ea	l, r	nec	əfir	nde	(ur								
bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The low bit of this register directs the output of the processor trap signal to the GPIO channel, according to the following table:

0 0 (none) 1 1 GPIO	

Table 7

reg\_irq7\_source

address		008	00	£0	<b>x</b> 2	0			9	000	00	f(	)x2	(			a	0.0	00	f0	x2	0			)b	000	00	f0	x2	0	
value		ırce	so	7	RQ	IF								)	ro	ze	ds	ea	l, r	nec	əfir	nde	(ur								
bit	0	2 1	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The low bit of this register directs the input of the GPIO to the processor's IRQ7 channel, according to the following table:

Register byte 0x2f000008 value	This channel directed to IRQ channel 7
0 00	(none)
1 01	GPIO

#### Housekeeping SPI


SDI (pin E8), CSB (pin F9), SCK (pin G9), and SDO (pin G10)

The "housekeeping" SPI is an SPI slave that can be accessed from a remote host through a standard 4-pin serial interface. The SPI implementation is mode 0, with new data on SDI captured on the SCK rising edge, and output data presented on the falling edge of SCK (to be sampled on the next SCK rising edge). The SPI pins are shared with user area general-purpose I/O.

#### SPI protocol definition

All input is in groups of 8 bits. Each byte is input msb first.

Every command sequence requires one command word (8 bits) followed by one address word (8 bits) followed by one or more data words (8 bits each), according to the data transfer modes defined below.



Addresses are read in sequence from lower values to higher values.

Therefore groups of bits larger than 8 should be grouped such that the lowest bits are at the highest address. Any bits additional to an 8-bit boundary should be at the lowest address.

Data are captured from the register map in bytes on the falling edge of the last SCK before a data byte transfer. Multi-byte transfers should ensure that data do not change between byte reads.

CSB pin must be low to enable an SPI transmission. Data are clocked by pin SCK, with data valid on the rising edge of SCK. Output data are received on the SDO line. SDO is held high-impedance when CSB is high and at all times other than the transfer of data bits on a read command. SDO outputs become active on the falling edge of SCK, such that data are written and read on the same SCK rising edge.

After CSB is set low, the SPI is always in the "command" state, awaiting a new command.

The first transferred byte is the command word, interpreted according to Table 8 below.

Table 8 Housekeeping SPI command word definition

0000000	No operation
1000000	Write in streaming mode
0100000	Read in streaming mode
11000000	Simultaneous Read/Write in streaming mode
11000100	Pass-through (management) Read/Write in streaming mode
11000110	Pass-through (user) Read/Write in streaming mode
10nnn000	Write in n-byte mode (up to 7 bytes).
01nnn000	Read in n-byte mode (up to 7 bytes).
11nnn000	Simultaneous Read/Write in n-byte mode (up to 7 bytes).

All other words are reserved and act as no-operation if not defined by the SPI slave module.

#### SPI protocol definition (continued)

The two basic modes of operation are "streaming mode" and "n-byte mode". In "streaming mode" operation, data are sent or received continuously, one byte at a time, with the internal address incrementing for each byte. Streaming mode operation continues until CSB is raised to end the transfer.

In "n-byte mode" operation, the number of bytes to be read and/or written is encoded in the command word, and may have a value from 1 to 7 (note that a value of zero implies streaming mode). After n bytes have been read and/or written, the SPI returns to waiting for the next command. No toggling of CSB is required to end the command or to initiate the following command.

#### Pass-thru mode

The pass-thru mode puts the CPU into immediate reset, then sets FLASH\_CSB low to initiate a data transfer to the QSPI flash. After the pass-thru command byte has been issued, all subsequent SPI signaling on SDI and SCK are applied directly to the QSPI flash (pins FLASH\_IO0 and FLASH\_CLK, respectively), and the QSPI flash data output (pin FLASH\_IO1) is applied directly to SDO, until the CSB pin is raised. When CSB is raised, the FLASH\_CSB is also raised, terminating the data transfer to the QSPI flash. The CPU is brought out of reset, and starts executing instructions at the program start address.

This mode allows the QSPI flash to be programmed from the same SPI communication channel as the housekeeping SPI, without the need for additional wiring to the QSPI flash chip.

There are two pass-thru modes. The first one corresponds to the primary SPI flash used by the management SoC. The second one corresponds to a secondary optional SPI flash that can be defined in the user project. The pass-thru mode allows a communications chip external to the Caravel chip program either SPI flash chip from a host computer without requiring separate external access to the SPI flash. Both pass-thru modes only connect to I/O pins 0 and 1 of the SPI flash chips, and so must operate only in the 4-pin SPI mode. The user project may elect to operate the SPI flash in quad mode using a 6-pin interface.

#### Housekeeping SPI registers

The purpose of the housekeeping SPI is to give access to certain system values and controls independently of the CPU. The housekeeping SPI can be accessed even when the CPU is in full reset. Some control registers in the housekeeping SPI affect the behavior of the CPU in a way that potentially can be detrimental to the CPU operation, such as adjusting the trim value of the digital frequency-locked loop generating the CPU core clock.

Under normal working conditions, the SPI should not need to be accessed unless it is to adjust the clock speed of the CPU. All other functions are purely for test and debug.

The housekeeping SPI can be accessed by the CPU from a running program by enabling the SPI master, and enabling the bit that connects the internal SPI master directly to the housekeeping SPI. This configuration then allows a program to read, for example, the user project ID of the chip. See the SPI master description for details.

manufacturer\_ID register address 0x01 low 4 bits and register address 0x02 The 12-bit manufacturer ID for efabless is 0x456

product\_ID register address 0x03

The product ID for the Caravel harness chip revision 2 is 0x11

#### Housekeeping SPI registers (continued)

#### **user project ID** register addresses 0x04 to 0x07

The 4-byte (32 bit) user project ID is metal-mask programmed on each project before tapeout, with a unique number given to each user project.

#### **PLL enable** register address 0x08 bit 0

This bit enables the digital frequency-locked-loop clock multiplier. The enable should be applied prior to turning off the PLL bypass to allow the PLL time to stabilize before using it to drive the CPU clock.

#### PLL DCO enable register address 0x08 bit 1

The PLL can be run in DCO mode, in which the feedback loop to the driving clock is removed, and the system operates in free-running mode, driven by the ring oscillator which can be tuned between approximately 90 to 200 MHz by setting the trim bits (see below).

### PLL bypass register address 0x09 bit 0

When enabled, the PLL bypass switches the clock source of the CPU from the PLL output to the external CMOS clock (pin C9). The default value is 0x1 (CPU clock source is the external CMOS clock).

### CPU IRQ register address 0x0A bit 0

This is a dedicated manual interrupt driving the CPU IRQ channel 6. The bit is not self-resetting, so while the rising edge will trigger an interrupt, the signal must be manually set to zero before it can trigger another interrupt.

### CPU reset register address 0x0B bit 0

The CPU reset bit puts the entire CPU into a reset state. This bit is not self-resetting and must be set back to zero manually to clear the reset state.

### CPU trap register address 0x0C bit 0

If the CPU has stopped after encountering an error, it will raise the trap signal. The trap signal can be configured to be read from a GPIO pin, but as the GPIO state is potentially unknowable, the housekeeping SPI can be used to determine the true trap state.

#### PLL trim register addresses 0x0D (all bits) to 0x10 (lower 2 bits)

The 26-bit trim value can adjust the DCO frequency over a factor of about two from the slowest (trim value 0x3ffffff) to the fastest (trim value 0x0). Default value is 0x3ffefff (slow trim, -1). Note that this is a thermometer-code trim, where each bit provides an additional (approximately) 250 ps delay (on top of a fixed delay of 4.67 ns). The fastest output frequency is approximately 215 MHz while the slowest output frequency is approximately 90 MHz.

#### **PLL output divider** register address 0x11 bits 2–0

The PLL output can be divided down by an integer divider to provide the core clock frequency. This 3-bit divider can generate a clock divided by 2 to 7. Values 0 and 1 both pass the undivided PLL clock directly to the core (and should not be used, as the processor does not operate at these frequencies).

### PLL output divider (2) register address 0x11 bit 5–3

The PLL 90-degree phase output is passed through an independent 3-bit integer clock divider and provided to the user project space as a secondary clock. Values 0 and 1 both pass the undivided PLL clock, while values 2 to 7 pass the clock divided by 2 to 7, respectively.

#### Housekeeping SPI registers (continued)

#### PLL feedback divider register address 0x12 bits 4–0

The PLL operates by comparing the input clock (pin C9) rate to the rate of the PLL clock divided by the feedback divider value (when running in PLL mode, not DCO mode). The feedback divider must be set such that the external clock rate multiplied by the feedback divider value falls between 90 and 214 MHz (preferably centered on this range, or approximately 150 MHz). For example, when using an 8 MHz external clock, the divider should be set to 19 (19  $^{*}$  8 = 152). The DCO range and the number of bits of the feedback divider implies that the external clock should be no slower than around 4 to 5 MHz.

		Table	9	Н	ouse	ekeep	oing	SPI	reg	jister m	пар		
Register   Address	msb   7	6	ı	5	1	4	1	3	ı	2	1	<i>lsb</i>   0	comments
0x00	<b>'</b>				SP	l stat	us a	and co	onti	rol			unused/ undefined
0x01		unu	sed					man	ufa	cturer_	ID[11:8] (=	0x4)	read-only
0x02				mar	nufac	turer	_ID	[7:0] (	= (	)x56)			read-only
0x03					pr	oduc	t_IC	) (= 0	<b>k</b> 11	)			read-only
0x04- 0x07		u	ser_	proje	ct_ID	) (uni	que	value	ре	er proje	ct)		read-only
0x08			ı	unuse	ed						PLL DCO enable	PLL enable	default 0x02
0x09					unu	ısed						PLL bypass	default 0x01
0x0A					unu	ısed						CPU IRQ	default 0x00
0x0B					unu	ısed						CPU reset	default 0x00
0x0C					unu	ısed			CPU trap	read-only			
0x0D- 0x10				DC	O trir	n (26	bits	s) (= 0	x3	ffefff)			default 0x3ffefff
0x11	unuse	ed .		PLL	outp	out di	vide	er 2		PLI	output div	/ider	default 0x12
0x12		un	use	d				PL	L f	eedbac	k divider		default 0x04

#### **QSPI Flash interface**

flash io0-3 (pins D9, E10, C8, B9), flash csb (pin D8), and flash clk (pin D10)

The QSPI flash controller is automatically enabled on power-up, and will immediately initiate a read sequence in single-bit mode with pin "flash io0" acting as SDI (data from flash to CPU) and pin "flash io1" acting as SDO (data from CPU to flash). Protocol is according to, *e.g.*, Cypress S25FL256L.

The initial SPI instruction sequence is as follows:

0xFF	Mode bit reset
0xAB	Release from deep power-down
0x03	Read w/3 byte address
0x00	Program start address (0x1000000) (3 bytes) (upper byte is ignored)
0x00	
0x00	

The QSPI flash continues to read bytes, either sequentially on the same command, or issuing a new read command to read from a new address.

The behavior of the QSPI flash controller can be modified by changing values in the register below:

Table 10

reg\_spictrl

	0	<b>x</b> 2	d0	00	000	)3			0	<b>x</b> 2	d0	00	00	2			0:	x2	đ0	00	00	1			0:	<b>x</b> 2	d0	00	00	0	
			(ι	ınu	ıse	d)				(	se	e k	el	ow	)	(u	ınu	se	d)							(	(se	e t	oel	ow	)
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

address value bit

mask bit	default	description
31	1	QSPI flash interface enable
22-20	0	Access mode (see table below)
19–16	8	Dummy clock cycle count
11–8	0	Bit-bang OE FLASH_IO3-FLASH_IO0
5	0	Bit-bang FLASH_CSB
4	0	Bit-bang FLASH_CLK
3–0	0	Bit-bang value FLASH_IO3-FLASH_IO0

#### Access mode bit selection (bits 22-20):

0	000	Single bit per clock
1	001	Single bit per clock (same as 0)
2	010	QSPI mode (four bits per clock)
3	011	QSPI mode (four bits per clock) + continuous addressing
4	100	Dual mode (two bits per clock)
5	101	Dual mode (two bits per clock) + continuous addressing
6	110	QSPI + DDR mode (eight bits per clock)
7	111	QSPI + DDR mode (eight bits per clock) + continuous addressir

The SPI flash can be accessed by bit banging when the enable is off. To do this from the CPU, the entire routine to access the SPI flash must be read into SRAM and executed from the SRAM.

#### Interrupt

IRQ (pin F7)

The interrupt pin triggers the CPU interrupt channel 5.

#### **External clock**

clock (pin C9)

The external clock functions as the source clock for the entire processor. On start-up, the processor runs at the same rate as the external clock. The processor program may access the housekeeping SPI to set the processor into PLL mode or DCO free-running mode. In PLL mode, the external clock is multiplied up by the feedback divider value to obtain the core clock. In DCO mode, the processor is driven by a trimmed free-running ring oscillator.

#### **UART**

ser tx (pin G8) and ser rx (pin F8)

The UART is a standard 2-pin serial interface that can communicate with most similar interfaces at a fixed baud rate. Although the UART operates independently of the CPU, data transfers are blocking operations which will generate CPU wait states until the data transfer is completed.

The behavior of the UART can be modified by changing values in the registers below:

Table 11

reg\_uart\_clkdiv

0x20000003	0x20000002	0x20000001	0x20000000	address
	UART clo	ck divider		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit

The entire 32 bit word encodes the number of CPU core cycles to divide down to get the UART data bit rate (baud rate). The default value is 1.

Example: If the external crystal is 12.5MHz, then the core CPU clock runs at 100MHz. To get 9600 baud, 100E6 / 9600 = 10417 (hex value 0x28b1).

Table 12

reg\_uart\_data

		0x2	0.0	000	000	7			0	x2	00	00	00	6			0	x2	00	00	00	5			0	<b>x</b> 2	00	00	000	4		address
Γ								(ι	ınu	se	d,	val	ue	is	0>	(0)																value
3	1 3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

Writing a value to this register will immediately start a data transfer on the SER\_TX pin. If a UART write operation is pending, then the CPU will be blocked with wait states until the transfer is complete before starting the new write operation. This makes the UART transmit a relatively expensive operation on the CPU, but avoids the necessity of buffering data and checking for buffer overflow. Reading a value from this register returns 255 (0xff) if no valid data byte is in the receive buffer, and returns the value of the receive buffer otherwise, and clears the receive buffer for additional reads. Note that there is no FIFO associated with the UART.

Table 13

reg\_uart\_enable

	0x2	000	000	)b			0	x2	00	00	0.0	a			0	x2	00	00	00	9			0:	<b>x</b> 2	00	00	00	8		address
						(ι	ınu	se	d,	val	ue	is	0x	(0)																value
3	1 30 29	28 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

The UART must be enabled to run (default disabled)

**SPI Master** 

spi sdi (pin A8), spi csb (pin A9), spi sck (pin C7), and spi sdo (pin B8)

Table 14 reg\_spi\_config

	0x24000003	0x24000002	0x24000001 0x24000000	address
	(undefine	ed, reads zero)	SPI master configuration	value
3	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	bit

#### Configuration bit defintions

Housekeeping	0 = SPI master connected to external pins
	1 = SPI master connected directly to housekeeping SPI
SPI interrupt enable	0 = interrupt disabled
	1 = interrupt enabled
SPI system enable	0 = SPI disabled
•	1 = SPI enabled
stream	0 = apply/release CSB separately for each byte
	1 = apply CSB until stream bit is cleared (manually)
mode	0 = read and change data on opposite SCK edges
	1 = read and change data on the same SCK edge
invert SCK	0 = normal SCK
	1= inverted SCK
invert CSB	0 = normal CSB (low is active)
	1 = inverted CSB (high is active)
MLB	0 = msb first
	1 = lsb first
prescaler	count (in master clock cycles) of 1/2 SCK cycle
•	(default value 2)
	Housekeeping SPI interrupt enable SPI system enable stream mode invert SCK invert CSB MLB

All configuration bits other than the prescaler default to value zero.

Table 15 reg\_spi\_data

	0x24000007	0x24000006	0x24000005	Ī	C	) <b>x</b> 2	40	00	000	)4		address
ſ		(undefined, reads ze	ro)	T		S	ΡI	da	ta			value
	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	T	7 6	5	4	3	2	1	0	bit

The byte at 0x24000004 holds the SPI data (either read or write)

Reading to and writing from the SPI master is simply a matter of setting the required values in the configuration register, and writing values to or reading from reg\_spi\_data. The protocol is similar to the UART. A write operation will stall the CPU if an incomplete SPI transmission is still in progress. Reading from the SPI will also stall the CPU if an incomplete SPI transmission is still in progress. There is no FIFO buffer for data. Therefore SPI reads and writes are relatively expensive operations that tie up the CPU, but will not lose or overwrite data. Note that there is no FIFO associated with the SPI master.

#### Counter-Timer 0

The counter/timer is a general-purpose 32-bit adder and subtractor that can be configured for a variety of timing functions including one-shot counts, continuous timing, and interval interrupts. At a core clock rate of 80MHz, the longest single time interval is 26.84 seconds.

Table 16

reg\_timer0\_config

addres	0	000	000	20	<b>x</b> 2	0			1	000	00	2	x2	(			12	0.0	00	20	x2	0			3	000	000	20	x2	0	
value	g	nfi	CC	ner	im	T								)	ro)	ze	ds	ea	l, r	nec	efir	ndo	(uı								
0 bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Timer configuration bit definitions

Bit 3 Counter/timer enable 1 = counter/timer enabled 0 = counter/timer disabled Bit 2 Oneshot mode 1 = oneshot mode 0 = continuous mode Bit 1 Updown 1 = count up0 = count downBit 0 Interrupt enable 1 = interrupt enabled 0 = interrupt disabled

Table 17 reg\_timer0\_value

address value bit

The value in this register is the current value of the counter. Value is 32 bits. The register is read-write and can be used to reset the timer.

Table 18

reg\_timer0\_data

ſ	0x2200000b 0x2200000a 0x22000009 0x22000008 8										
Γ		Time	r data		va						
	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0	bit						

address value bit

The value in this register is the reset value for the comparator.

When enabled, the counter counts up or down from the value set in reg\_timer\_value at the time the counter is enabled. If counting up, the count continues until the counter reaches reg\_timer\_data. If counting down, the count continues until the counter reaches zero.

In continuous mode, the counter resets to zero if counting up, and resets to the value in reg\_timer\_data if counting down, and the count continues immediately. If the interrupt is enabled, the counter will generate an interrupt on every cycle.

In one-shot mode, the counter triggers an interrupt (IRQ channel 10; see next page) when it reaches the value of reg\_timer\_data (up count) or zero (down count), and stops.

Note: When the counter/timer is disabled, the reg\_timer\_value remains unchanged, which puts the timer in a hold state. When re-enabled, counting resumes. To reset the timer, write zero to the reg\_timer\_value register.

dress

address value bit

#### Counter-Timer 1

The second counter/timer is functionally identical to the first, with different memory mapped addresses for the controls, as shown in the tables below.

Table 19

reg\_timer1\_config

addres		0	000	00	30	<b>x</b> 2	0			1	000	00	30	x2	0			2	00	00	30	x2	0			3	000	0.0	30	x2	0	
value		g	nfi	СО	er	im	T								)	ro)	ze	ds	ea	l, r	nec	əfir	nde	(uı								
bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Timer configuration bit definitions

1 = counter/timer enabled Bit 3 Counter/timer enable 0 = counter/timer disabled Bit 2 Oneshot mode 1 = oneshot mode 0 = continuous mode 1 = count upBit 1 Updown 0 = count downBit 0 Interrupt enable 1 = interrupt enabled 0 = interrupt disabled

Table 20 reg timer1 value

0x23000007 0x23										30	00	00	6			0:	x2	30	00	00	5			0:	<b>x</b> 2	30	00	00	4	
	Timer value																													
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																													

The value in this register is the current value of the counter. Value is 32 bits. The register is read-write and can be used to reset the timer.

Table 21

reg\_timer1\_data

0:	x2300000b	0:	x230	000	0a			0:	x2	30	00	00	9			0:	x2	30	00	00	8		address
					Tin	ner	da	ata															value
31 30	29 28 27 26 25 24	23 22	21 20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

The value in this register is the reset value for the comparator.

When enabled, the counter counts up or down from the value set in reg\_timer\_value at the time the counter is enabled. If counting up, the count continues until the counter reaches reg\_timer\_data. If counting down, the count continues until the counter reaches zero.

In continuous mode, the counter resets to zero if counting up, and resets to the value in reg\_timer\_data if counting down, and the count continues immediately. If the interrupt is enabled, the counter will generate an interrupt on every cycle.

In one-shot mode, the counter triggers an interrupt (IRQ channel 11; see next page) when it reaches the value of reg\_timer\_data (up count) or zero (down count), and stops.

Note: When the counter/timer is disabled, the reg\_timer\_value remains unchanged, which puts the timer in a hold state. When re-enabled, counting resumes. To reset the timer, write zero to the reg timer value register.

#### Interrupts (IRQ)

The interrupt vector is set to memory addres 0 (bottom of SRAM). The program counter switches to this location when an interrupt is received. To enable interrupts, it is necessary to copy an interrupt handler to memory location 0. The PicoRV32 defines 32 IRQ channels, of which the Caravel chip uses only a handful, as described in the table below. All IRQ channels not in the list below always have value zero.

Table 19 CPU IRQ channel definitions

IRQ channel	description
4	UART data available
5	IRQ external pin (pin F7)
6	Housekeeping SPI IRQ
7	Assignable interrupt (see Table 7)
9	SPI master data available, when enabled (see Table 14)
10	Timer 0 expired, when enabled (see Table 16)
11	Timer 1 expired, when enabled (see Table 19)

The Caravel PicoRV32 implementation does not enable IRQ QREGS (see PicoRV32 description).

The handling of interrupts is beyond the scope of this document (see RISC-V instruction set description). All interrupts are masked and must be enabled in software.

#### Management area SRAM

The Caravel chip has an on-board memory of 256 words of width 32 bits. The memory is located at address 0 (zero). There are additional blocks of memory above this area, size and location TBD.

#### Storage area SRAM

The Caravel chip has a "storage area" SRAM block that is auxiliary space that can be used by either the management SoC or the user project, through the wishbone bus interface. The storage area is connected into the user area 2 power supply, and so is nominally considered to be part of the user area.

The storage area may be used as an experimentation area for OpenRAM, so for any user project making use of this space, the user should notify efabless of their requirement for the size and configuration of the SRAM block.

**Logic Analyzer** 

User area wishbone base

#### QSPI flash I/O SPI master UART Tx Rx CSBCLK IO0 IO1 CSBCLK SDOSDI IRO VDDIO [ **SRAM** VSS 1k x 32 + (TBD) VCCD GPIO36 QSPI flash master UART SPI master housekeeping SPI access GPIO12 GPIO11 GPIO10 **GPIO** manual GPIO9 (mprj\_io) GPIO8 bank counter/timer 0 GPIO7 , I/O GPIO6 (27 pins) SCK GPIO5 housekeeping SDI 🗖 caravel picoRV32 GPIO4 spi serial clock GPIO3 SDO standalone SPI pll\_bypass serial data GPIO2 controller CSB GPIO1 GPIO0 enable trim clockpower control clock nultiplie PĹL reset primary clock POR Logic analyzer Secondary SRAM caravel mgmt core

#### Caravel management SoC simplified block diagram

#### **Programming**

The RISC-V architecture has a **gcc** compiler. The best reference for getting the correct cross-compiler version is the PicoRV32 source at

user project area

http://github.com/cliffordwolf/picorv32.

Specifically, see the top-level README.md file section "Building a pure RV32I Toolchain."

For programming examples specifically for the Caravel chip (assuming a correct installation of a RISC-V gcc toolchain as described above), see

http://github.com/efabless/caravel

The directory verilog/dv contains example source code to program the Ravenna chip along with the header file defs.h that defines the memory-mapped locations as described throughout this text.

The verilog/dv directory contains a Makefile that compiles hex files and runs simulations of a number of test programs that exercise various features of the chip.

Additional documentation exists on the same site for the provided demonstration circuit board and driver software.

#### **Additional references**

See http://riscv.org/ http://riscv.org/software-status/

### Memory Mapped I/O summary by address


, mappea .,	
Address (bytes)	Function
0x00 00 00 00 0x00 00 3f ff	Flash SPI / overlaid SRAM (4k words) start of memory block End of SRAM
0x10 00 00 00 0x10 ff ff ff 0x1f ff ff ff	Flash SPI start of program block Program to run starts here on reset.  Maximum SPI flash addressable space (16MB) with QSPI 3-byte addressing  Maximum SPI flash addressable space (32MB)
0x20 00 00 00 0x20 00 00 04 0x20 00 00 08	UART clock divider select (system clock freq. / baud rate) UART data (returns 0xffffffff if receiver buffer is empty) UART enable
0x21 00 00 00 0x21 00 00 04 0x21 00 00 08 0x21 00 00 0c	GPIO input/output (bit 16/bit 0) 1 general-purpose digital, management area only GPIO output enable (1 = output, 0 = input) GPIO pullup enable (1 = pullup, 0 = none) GPIO pulldown enable (1 = pulldown, 0 = none)
0x22 00 00 00	Counter/Timer 0 configuration register (lower 4 bits)
	bit 0 = enable (0 = hold, 1 = count) bit 1 = oneshot (0 = continuous count, 1 = one-shot count) bit 2 = updown (0 = count down, 1 = count up) bit 3 = irq enable (0 = disabled, 1 = trigger IRQ channel 10 on timeout)
0x22 00 00 04	Counter/Timer 0 current value Set or read the 32-bit current value.
0x22 00 00 08	Counter/Timer 0 reset value Set or read the 32-bit reset (down-count) or compare (up-count) value.
0x23 00 00 00	Counter/Timer 1 configuration register (lower 4 bits)
	bit 0 = enable (0 = hold, 1 = count) bit 1 = oneshot (0 = continuous count, 1 = one-shot count) bit 2 = updown (0 = count down, 1 = count up) bit 3 = irq enable (0 = disabled, 1 = trigger IRQ channel 11 on timeout)
0x23 00 00 04	Counter/Timer 1 current value Set or read the 32-bit current value.
0x23 00 00 08	Counter/Timer 1 reset value Set or read the 32-bit reset (down-count) or compare (up-count) value.
0x24 00 00 00	SPI master configuration register
	bits 0–7 = prescaler (core clock / (prescaler + 1) = SPI clock rate / 2) (default 2) bit 8 = mlb (0 = msb first, 1 = lsb first) (default 0) bit 9 = invcsb (0 = csb active low, 1 = csb active high) (default 0) bit 10 = invsck (0 = normal sck, 1 = inverted sck) (default 0) bit 11 = mode (0 = read/write on opposite sck edge, 1 = same edge) (default 0) bit 12 = stream (0 = raise csb after each byte, 1 = keep csb low until stream bit cleared) bit 13 = enable (0 = SPI master disabled, 1 = SPI master enabled) bit 14 = irq enable (0 = disabled, 1 = SPI read valid triggers interrupt channel 9) bit 15 = housekeeping (0 = disconnected, 1 = connected)
0x24 00 00 04	SPI master data register (low 8 bits)
	Write data to send to low byte or read received data from low byte.

#### **Memory Mapped I/O summary by address** (continued)


```
Address (bytes)
                   Function
0x25 00 00 00
                   Logic Analyzer Data 0
0x25 00 00 04
                   Logic Analyzer Data 1
0x25 00 00 08
                   Logic Analyzer Data 2
0x25 00 00 0c
                   Logic Analyzer Data 3
0x25 00 00 10
                   Logic Analyzer Enable 0
0x25 00 00 14
                   Logic Analyzer Enable 1
0x25 00 00 18
                   Logic Analyzer Enable 2
                   Logic Analyzer Enable 3
0x25 00 00 1c
                   User project area GPIO data (L)
0x26 00 00 00
                   User project area GPIO data (H)
0x26 00 00 04
0x26 00 00 08
                   User project area GPIO data transfer (bit 0, auto-zeroing)
                   User project area GPIO mprj_io[0] configure
0x26 00 00 0c
0x26 00 00 b4
                   User project area GPIO mprj_io[42] configure
                        bit 0 = management control enable (0 = user control, 1 = management control) (default 1)
                        bit 1 = output disable (0 = output enabled, 1 = output disabled) (default 1)
                        bit 2 = hold override value (value = value during hold mode) (default 0)
                        bit 3 = input disable (0 = input enabled, 1 = input disabled) (default 0)
                        bit 4 = IB \mod select (0 = , 1 = )
                        bit 5 = analog bus enable (0 = disabled, 1 = enabled)
                        bit 6 = \text{analog bus select } (0 = 1, 1 = 1)
                        bit 7 = analog bus polarity (0 = 1 = 1)
                        bit 8 = slow slew (0 = fast slew, 1 = slow slew) (default 0)
                        bit 9 = input voltage trip point select (0 = 1 = 1)
                        bits 10-12 = digital mode (see below) (default 001)
                   Digital mode bits
                                             Digital mode description
                      bit 12 11 10
                           0 0 0
                           0 0 1
                           0 1 0
                           0 1 1
                           1 0 0
                           1 0 1
                           1 1 0
                           1 1 1
0x26 00 00 b8
                   User project area GPIO power[0] configure
                                                                   These are currently undefined/unused.
                   User project area GPIO power[3] configure
0x26 00 00 c8
0x2d 00 00 00
                    QSPI controller config
                       bit 31 MEMIO enable (reset = 1) 0 = bit-bang mode
                       bit 22 DDR enable
                                                                              Note: These cannot be used due
                       bit 21 QSPI enable
                       bit 20 CRM enable
                                                                              to the limited number of data pins.
                       bits 19-16 Read latency cycles
                       bits 11-8 I/O output enable bits (bit bang mode)
                       bit 5 Chip select line (bit bang mode)
                       bit 4 Serial clock line (bit bang mode)
                       bits 3-0 Data bits (bit bang mode)
```


Memory Mapped I/O summar	y by address	(continued)
--------------------------	--------------	-------------


Address (bytes)	Function	
0x2f 00 00 00	PLL clock output destination (low bit)  0 = none  1 = GPIO	The PLL clock (crystal oscillator clock multiplied up by PLL) can be viewed on the GPIO pin. The GPIO pin cannot be used as general-purpose I/O when selected for PLL clock output. It is unlikely that a full-speed (100MHz) clock will be able to toggle the GPIO at full swing, but is detectable.
0x2f 00 00 04	Trap output destination (low bit)  0 = none  1 = GPIO	The CPU fault state (trap) can be viewed at the GPIO pin as a way to monitor the CPU trap state externally.
0x2f 00 00 08	IRQ 7 input source (low bit) 0 = none 1 = GPIO	The GPIO input can be used as an IRQ event source and passed to the CPU through IRQ channel 7. When used as an IRQ source, the GPIO pin must be configured as an input.
0x30 00 00 00	User area base A user project may define at this address.	ne additional wishbone slave modules starting
0x80 00 00 00 0x90 00 00 00 0xa0 00 00 00 0xb0 00 00 00	QSPI controller Storage area SRAM Any slave 1 Any slave 2	





# "Caravel" harness chip












PCB example route pattern Vias in center connect center ground pads



	minimum	typical	maximum	units
Supply voltage (VDDIO):	1.8	3.3	5.0	V
Core digital supply voltage (VCCD):	1.62	1.8	1.98	V
Junction temperature:	-40	27	100	°C
$V_{OH}$	0.8 ·VDDIO			V
$V_{OL}$			0.4	V
Management area power		TBD		mW
Storage area power		TBD		mW
				l l

**Errata** page 30

Known errors in the efabless Caravel harness version 2:

There are no known errors in Caravel version 2 at this time.

#### Documentation errata:

There are no known errors in the Caravel documentation at this time.