CS2052 Computer Architecture

Department of Computer Science and Engineering, University of Moratuwa

Lab 9– Nano processor Design Competition

Prepared By : Ayesh Vininda - 190649F

Nipun Pramuditha - 190653L Dasun Nimantha - 190415K

Table of Contents

IntroductionIntroduction	5
Project	5
Design View	5
Description	6
4-bit Add Sub Unit	7
VHDL code for Add Sub unit	7
Elaborated design view for Add Sub Unit	9
Simulation code (Test bench) for Add Sub Unit	10
Simulation diagram for Add Sub Unit	12
3-bit Adder	12
VHDL code for 3-bit Ripple Carry Adder	12
VHDL code for 3-bit Adder	14
Elaboration design view (RTL) for 3-bit adder	
Simulation code (Test bench) for 3-bit adder	16
Timing diagram for 3-bit Adder	18
Instruction Decoder	18
VHDL code for Instruction Decoder	18
Elaborated Design View of Instruction Decoder	21
Simulation code (Test bench) for Instruction Decoder	22
Simulation Diagram for Instruction Decoder	24
Program Rom	25
VHDL code for Program Rom	25
Elaboration Design View (RTL) for Program Rom	26
Simulation code (Test bench) for Program Rom	27
Simulation Diagram for Program Rom	29
3 – bit Program Counter	30
Source Code for 3 – bit Program Counter	30
Elaborated design view (RTL schematic diagram) for Program Counter	31
Simulation Code for Program Counter	32
Timing Diagram for Program Counter	34
Register Bank	35
Source Code for D – Flip Flop	35
Source code for Register	36
Source Code for Register Bank	38

Elaborated design view (RTL schematic diagram) for Register Bank	41
Simulation Code for Register Bank	42
Timing Diagram for Register Bank	45
3-bit Tri-state-buffer	46
VHDL Code for 3-bit Tri-state-buffer	46
Elaborated design view for 3-bit Tri-state-buffer	47
Simulation code for 3-bit Tri-state-buffer	47
Timing Diagram for 3-bit Tri-state-buffer	48
Multiplexers	49
2-way 3-bit Multiplexer	49
VHDL Code for 2-way 3-bit multiplexer	49
Elaborated design view for 2-way 3-bit multiplexer	50
Simulation code for 2-way 3-bit multiplexer	51
Timing Diagram for 2-way 3-bit multiplexer	52
2-way 4-bit Multiplexer	52
VHDL Code 2-way 4-bit Multiplexer	52
Elaborated design view 2-way 4-bit Multiplexer	53
Simulation code 2-way 4-bit Multiplexer	54
Timing Diagram 2-way 4-bit Multiplexer	55
8-way 4-bit Multiplexer	56
VHDL Code for 8-way 4-bit Multiplexer	56
Elaborated design view for 8-way 4-bit Multiplexer	58
Simulation code for 8-way 4-bit Multiplexer	59
Timing Diagram for 8-way 4-bit Multiplexer	61
Look Up Table	61
Vhdl Code for Look Up Table	61
Elaborated design view for Look Up Table	63
Simulation code for Look Up Table	63
Timing Diagram for Look Up Table	65
Nano Processor	66
Source Code for Nano Processor	66
Elaborated design view (RTL schematic diagram) for Nano Processor	74
Simulation Code for Nano Processor	75
Timing Diagram for Nano Processor	76
Slow Clock	77

Source code for Slow Clock	77
Xilinx Design Constraints(XDC) File	78
Instruction set	
Assembly code (.asm code)	80
Conclusion	81
Contribution	81

Introduction

Project


Project Name: Lab 9

Product Family: Artix-7

Project part: Basys 3(xc7a35tcpg236-1)

Target Language: VHDL

Design View




Description

- In this lab, we will design a 4-bit processor capable of executing 4 instructions (MOVI, ADD, NEG, and JZR) we need to design and build the following components, In order to build the 4-bit nano processor,
 - 4 bit add/subtract unit.
 - 3 bit Adder
 - 3 bit Program Counter (PC).
 - k − way b − bit Multiplexer.
 - Register Bank.
 - Program ROM.
 - Instruction Decoder.
- The steps taken in this assignment are as follows,
 - First, we implemented components using the VHDL language.
 - At each step we verified their functionality via simulation, obtained timing diagrams for each component.
 - By writing simulation codes for each component, we verified their functionalities and obtained timing diagrams for each.
 - We used XDC VHDL Code to map the inputs and outputs to the BASYS3 Board.
 - We used seven segment unit and 4 LEDs to show the value of register 7
 - Used 2 LEDs for displaying Zero and Overflow flags

6

4-bit Add Sub Unit

- From previous labs, we can use the 4-bit ripple carry adder for adding part of this unit.
- We can use the 4-bit ,2's complement Adder Subtractor for this unit.



VHDL code for Add Sub unit

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Add_Sub_Unit is
   Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
        B : in STD_LOGIC_VECTOR (3 downto 0);
        ctrl : in STD_LOGIC;
        S : out STD_LOGIC_VECTOR (3 downto 0);
        Overflow : out STD_LOGIC;
        Zero : out STD_LOGIC;
end Add_Sub_Unit;

architecture Behavioral of Add_Sub_Unit is
```

```
--import RCA 4
component RCA 4
    port(
        A: in std logic vector(3 downto 0);
        B: in std logic vector(3 downto 0);
        C in: in std logic;
        S: out std logic vector(3 downto 0);
        C out: out std logic
    );
end component;
  signal RCA C :std logic;
  signal B 2:std logic vector(3 downto 0);
  signal S 0:std logic vector(3 downto 0);
begin
    --port map for the RCA
    RCA Unit:RCA 4
        Port map (
           A => A
           B => B 2,
           C in =>ctrl,
           S => S 0,
           C out =>RCA C);
    -- create the adder subtractor part
    B 2(0) \le ctrl XOR B(0);
    B 2(1) \le ctrl XOR B(1);
    B 2(2) \le ctrl XOR B(2);
    B 2(3) \le ctrl XOR B(3);
```

```
-- result logics


S<= S_0;

Overflow <= ((A(3) xnor B_2(3)) and (A(3) xor S_0(3)));

Zero<= NOT(S_0(0) OR S_0(1) OR S_0(2) OR S_0(3));

end Behavioral;
```


Elaborated design view for Add Sub Unit



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Add Sub TB is
-- Port ();
end Add Sub TB;
architecture Behavioral of Add Sub TB is
component Add Sub Unit
    Port (
           A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           ctrl : in STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           Overflow: out STD LOGIC;
           Zero : out STD LOGIC
    );
end component;
signal A,B :std logic vector(3 downto 0);
signal ctrl:std logic;
signal S: std logic vector(3 downto 0);
signal Overflow, Zero :std logic;
begin
--port map for the Add Sub Unit
UUT: Add Sub Unit
    Port map (
           A = > A
           B => B,
           ctrl=>ctrl,
           S => S
           Overflow =>Overflow,
           Zero =>Zero);
process
```

```
begin
       A <= "0000";
       B <= "0000";
       ctrl <= '0';
       wait for 100ns;
       A <= "0001";
       B <= "0101";
       ctrl <= '1';
       wait for 100ns;
       A <= "0101"; -- 5
       B <= "1010";-- -6
                           1
       ctrl <= '1';
       wait for 100ns;
       A <= "1010"; -- -6
       B <= "0101"; -- 5
       ctrl <= '1';
       wait for 100ns;
       --190649F --> 10 1110 1000 1011 1001
       A <= "1110";
       B <= "1000";
       ctrl <= '0';
       wait for 100ns;
       A<= "1011";
       B<= "1001";
       ctrl<='1';
       wait;
end process;
```

Simulation diagram for Add Sub Unit



3-bit Adder

- To implement 3-bit adder we need ripple carry adder.
- For that we design 3-bit ripple carry adder using previous 4-bit ripple carry adder

VHDL code for 3-bit Ripple Carry Adder

- 3-bit adder use for to get address of next instruction. Which we store inside the program counter
- 3-bit adder increment the previous address by one.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity RCA_3 is
    port(
        C_in: in std_logic;
```


```
A: in std logic_vector(2 downto 0);
        B: in std logic vector(2 downto 0);
        S: out std logic vector(2 downto 0);
        C out: out std logic);
end RCA 3;
architecture Behavioral of RCA 3 is
    component FA
        port (
        A: in std logic;
        B: in std logic;
        C in: in std logic;
        S: out std logic;
        C out: out std logic);
    end component;
    SIGNAL FAO C, FA1 C : std logic;
begin
    FA 0 : FA
        port map (
             A \Rightarrow A(0),
             B => B(0),
             C in =>C in, --set ground
             S \Rightarrow S(0)
             C \text{ Out } => FA0 C);
    FA 1 : FA
        port map (
             A \Rightarrow A(1)
             B => B(1),
             C in => FA0 C,
             S \Rightarrow S(1)
             C \text{ Out } => FA1 C);
```

```
FA_2 : FA
    port map (
        A => A(2),
        B => B(2),
        C_in => FA1_C,
        S => S(2),
        C_Out => C_out);
end Behavioral;
```

VHDL code for 3-bit Adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Bit 3 Adder is
    Port (
            A : in STD LOGIC VECTOR(2 downto 0); --get inputs for A as
vector array (first number)
            B: in STD LOGIC VECTOR(2 downto 0); --get inputs for B as
vector array (seconed number)
            C in : in STD LOGIC;
                                                  --initial carry bit for
first adding
            S : out STD LOGIC VECTOR(2 downto 0); -- sum output
            C out : out STD LOGIC
                                                  --carry output
);
end Bit 3 Adder;
architecture Behavioral of Bit 3 Adder is
-- import RCA 4
component RCA 3
   port (
        C in: in std logic;
        A: in std logic vector(2 downto 0);
        B: in std logic vector(2 downto 0);
```

Elaboration design view (RTL) for 3-bit adder




Simulation code (Test bench) for 3-bit adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Bit 3 Adder TB is
   Port ( );
end Bit 3 Adder TB;
architecture Behavioral of Bit 3 Adder TB is
component Bit 3 Adder
    port ( A : in STD LOGIC VECTOR(2 downto 0); --get inputs for A as
vector array (first number)
            B : in STD LOGIC VECTOR(2 downto 0); --get inputs for B as
vector array (seconed number)
            C in : in STD LOGIC;
                                                  --initial carry bit for
first adding
            S : out STD LOGIC VECTOR(2 downto 0); -- sum output
            C out : out STD LOGIC
                                                  --carry output);
end component;
signal A,B:std logic vector(2 downto 0);
signal C in:std logic;
signal S :std logic vector(2 downto 0);
signal C out:std logic;
begin
UUT:Bit 3 Adder
   port map (
            A = > A
            B => B
            C in => C in,
            S => S
            C out =>C out);
process --190649F 101 110 100 010 111 001
begin
```

```
A <= "101";
    B <= "001";
    wait for 100ns;
   A <= "110";
    B <= "001";
   wait for 100ns;
   A <= "100";
    B <= "001";
   wait for 100ns;
   A <= "010";
   B <= "001";
   wait for 100ns;
   A <= "111";
   B <= "001";
   wait for 100ns;
   A <= "001";
   B <= "001";
   wait for 100ns;
    wait;
end process;
end Behavioral;
```

Timing diagram for 3-bit Adder



<u>Instruction Decoder</u>

- Instruction decoder is important part of the nano processor. It decodes the instruction and allocates tasks to the specific sections.
- This unit consists with 2 to 4 decoder to decode opcode of given instruction

VHDL code for Instruction Decoder


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Instruction_Decoder is

Port (
        INSTUC : in STD_LOGIC_VECTOR (11 downto 0); --Get
instruction from programme rom
        J_CHK : in STD_LOGIC; --Jump check

        REG_EN : out STD_LOGIC_VECTOR (2 downto 0); --Register
enable in register bank
```

```
REG SEL A: out STD LOGIC VECTOR (2 downto 0); -- Register
selection for multiplexer A
       REG SEL B : out STD LOGIC VECTOR (2 downto 0); -- Register
selection for multiplexer B
       LOAD SEL : out STD LOGIC;
                                                      --Load selction
for multiplexer 0
       value for multiplexer 0
       CTRL: out STD LOGIC;
                                                      --Add Subract
selection for Add Sub Unit
       J FLAG : out STD LOGIC;
                                                      --Jump Flag for
multiplexer 1
       J ADDR : out STD LOGIC VECTOR (2 downto 0) -- Jump address
for multiplexer 1
       );
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
component Decoder 2 4
  Port (
       Ctrl: in STD LOGIC VECTOR (1 downto 0);
       EN : in std logic;
       Sel : out STD LOGIC VECTOR (3 downto 0)
   );
end component;
signal ADD, NEG, MOV, JZR :std logic;
begin
   --decode opcode into four instructions
   OPCODE Decoder: Decoder 2 4
       Port map (
           Ctrl =>INSTUC(11 downto 10),
              =>'1',
           Sel(0) = > ADD,
           Sel(1) => NEG
           Sel(2) => MOV
           Sel(3) => JZR);
   CTRL <= NEG; --select add or sub
```



Simulation code (Test bench) for Instruction Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Instruction Decoder TB is
  Port ( );
end Instruction Decoder TB;
--import Intruction Decoder
architecture Behavioral of Instruction Decoder TB is
   component Instruction Decoder
       Port (
       INSTUC : in STD LOGIC VECTOR (11 downto 0); --Get
instruction from programme rom
       J CHK : in STD LOGIC;
                                                    --Jump check
       REG EN: out STD LOGIC VECTOR (2 downto 0); --Register
enable in register bank
       REG SEL A: out STD LOGIC VECTOR (2 downto 0); -- Register
selection for multiplexer A
       REG SEL B : out STD LOGIC VECTOR (2 downto 0); -- Register
selection for multiplexer B
       LOAD SEL : out STD LOGIC;
                                                    --Load selction
for multiplexer 0
       value for multiplexer 0
       CTRL: out STD LOGIC;
                                                    --Add Subract
selection for Add Sub Unit
       J FLAG : out STD LOGIC;
                                                    --Jump Flag for
multiplexer 1
       J ADDR : out STD LOGIC VECTOR (2 downto 0) -- Jump address
for multiplexer 1
       );
end component;
```

```
begin
--port map for Instuction Deocder
UUT: Instruction Decoder
        port map (
        INSTUC =>INSTUC,
        J CHK =>J CHK,
       REG EN =>REG EN,
       REG SEL A =>REG SEL A,
       REG SEL B => REG SEL B,
       LOAD SEL =>LOAD SEL,
        IM VAL =>IM VAL,
        CTRL =>CTRL,
        J FLAG =>J FLAG,
       J ADDR =>J ADDR
    );
process
  begin
    INSTUC <= "101100000110"; --MOVE
   wait for 100ns;
    INSTUC <= "011110000000"; --NEG
    wait for 100ns;
    J CHK <= '1';
    INSTUC <= "1111110000010"; --JUMP</pre>
    wait for 100ns;
    INSTUC <= "000100010000"; --ADD
    wait for 100ns;
    --190649F 10 1110 1000 1011 1001
    INSTUC <= "100010111001";</pre>
    wait for 100ns;
    INSTUC <= "111010001011";</pre>
    wait;
end process;
end Behavioral;
```

Simulation Diagram for Instruction Decoder

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
™ INSTUC[11:0]	e8b	ь06	780	f82	110	8ь9	X		e8b		
명 [11]	1										
13 [10]	1										
13 [9]	1										
13 [8]	0										
19 [7]	1										
13 [6]	0										
18 [5]	0										
13 [4]	0										
13]	1										
18 [2]	0										
13 [1]	1										
13 [0]	1										
¹⁸ J_CHK	1										
✓ [®] REG_EN[2:0]	5	6	_\	7	2	1	X		5		
13 [2]	1										
1 9 [1]	0										
13 [0]	1										
™ REG_SEL_A[2:0]	5	6		7	2	1	X		5		
18 [2]	1										
1 8 [1]	0										
19 [0]	1										
REG_SEL_B[2:0]	0		0		1	3	X		0		
18 [2]	0										
18 [1]	0										
13 [0]	0										
	3	6) o	2) o	1	γ	1	3	1	
	0				1 0	^	Λ		<u> </u>		
© [2] 18 [1]											
	1										
13 [0]	1										
U LOAD_SEL	0										
₩ CTRL	0										
₩ J_FLAG	1										
™ IM_VAL[3:0]	b	6	0	2	0	9	X		b		
₩ [3]	1										
₩ [2]	0										
⊌ [1]	1										
	1										
¥ [0]											

Program Rom

- Program Rom is specific memory that keeps instructions need to execute.
- Use this instruction set to create instructions.

Table 1 – Instruction Set.


Instruction	Description	Format (12-bit instruction)
MOVI R, d	Move immediate value d to register R, i.e., $R \leftarrow d$ R \in [0, 7], $d \in$ [0, 15]	10RRR000dddd
ADD Ra, Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra ← Ra + Rb Ra, Rb ∈ [0, 7]	0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0
NEG R	2's complement of registers R, i.e., R \leftarrow – R R \in [0, 7]	01RRR000000
JZR R, d	Jump if value in register R is 0, i.e., If R == 0 PC ← d;	11RRR0000ddd
	Else PC ← PC + 1; R ∈ [0, 7], d ∈ [0, 7]	

• These instructions used in Instruction Decoder and instructions stored in Program Rom.

VHDL code for Program Rom

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
--get numeric library
entity PROGRM ROM is
    Port ( SEL : in STD LOGIC VECTOR (2 downto 0);
           INSTUC : out STD LOGIC VECTOR (11 downto 0));
end PROGRM ROM;
architecture Behavioral of PROGRM ROM is
                    heigth of rom(8)
                                                     width of rom(12)
(instruction width)
type rom type is array (0 to 7) of std logic vector(11 downto 0);
    signal PR ROM:rom type:=(
            "100010000011", -- MOVI R1, 3
            "100100000001", -- MOVI R2, 1
```

Elaboration Design View (RTL) for Program Rom



Simulation code (Test bench) for Program Rom

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Program Rom TB is
-- Port ();
end Program Rom TB;
architecture Behavioral of Program Rom TB is
component PROGRM ROM
   Port (
           SEL: in STD LOGIC VECTOR (2 downto 0);
           INSTUC: out STD LOGIC VECTOR (11 downto 0)
    );
end component;
signal SEL:std logic vector(2 downto 0);
signal INSTUC:std logic vector(11 downto 0);
begin
UUT: PROGRM ROM
   port map (
           SEL =>SEL,
           INSTUC =>INSTUC
   );
--190649F 101 110 100 010 111 001
--190649F 101 110 100 010 111 001
process
   begin
        SEL<="000";
        wait for 100ns;
        SEL<="101";
        wait for 100ns;
```

```
SEL<="110";
    wait for 100ns;

SEL<="100";
    wait for 100ns;

SEL<="010";
    wait for 100ns;

SEL<="111";
    wait for 100ns;

SEL<="001";
    wait for 100ns;

wait;
end process;
end Behavioral;</pre>
```

Simulation Diagram for Program Rom

lame	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns	1,000 п
₩ SEL[2:0]	1	0	5	6	4	2	7	X		1		
18 [2]	0											
1 8 [1]	0											
18 [0]	1											
[™] INSTUC[11:0]	901	883	c87	c03	0a0	500	c07			901		
1 8 [11]	1											
1 [10]	0											
18 [9]	0											
13 [8]	1											
13 [7]	0											
18 [6]	0											
13 [5]	0											
13 [4]	0											
13 [3]	0											
13 [2]	0											
18 [1]	0											
13 [0]	1											

3 – bit Program Counter

- 3-bit Program Counter is a special purpose register.
- It is built using three D Flip Flops
- It is used to store address of the next instruction to be executed.


Source Code for 3 – bit Program Counter

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity P Counter is
    Port ( D : in STD LOGIC VECTOR (2 downto 0);
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (2 downto 0));
end P Counter;
architecture Behavioral of P Counter is
 component D FF
port (
 D : in STD LOGIC;
 Res: in STD LOGIC;
 En : in STD LOGIC;
 Clk : in STD LOGIC;
 Q : out STD LOGIC;
 Qbar : out STD LOGIC);
 end component;
begin
 D FFO : D FF
port map (
 D \Rightarrow D(0),
 Res => Res,
 En => '1',
 Clk => Clk,
 Q => Q(0);
```

```
D_FF1 : D_FF
  port map (
    D => D(1),
    Res => Res,
    En => '1',
    Clk => Clk,
    Q => Q(1));

D_FF2 : D_FF
  port map (
    D => D(2),
    Res => Res,
    En => '1',
    Clk => Clk,
    Q => Q(2));
end Behavioral;
```

Elaborated design view (RTL schematic diagram) for Program Counter




Simulation Code for Program Counter

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity P Counter TB is
end P Counter TB;
architecture Behavioral of P Counter TB is
component P Counter
    port (
        D : in std logic vector;
        Res, Clk: in std logic;
        Q : out std logic vector (2 downto 0));
end component;
signal Res, Clk : std logic;
signal Q, D : std logic vector (2 downto 0);
constant clock period : time := 20ns;
begin
UUT: P Counter port map(
    D \Rightarrow D
    Res \Rightarrow Res,
    Clk => Clk,
    Q => Q
);
clock process: process
  begin
    Clk <= '0';
  wait for clock period/2;
    Clk <= '1';
  wait for clock period/2;
end process;
sim: process
```

```
begin
   D <= "000";
   Res <= '0';
   wait for 100 ns;
   D <= "001";
   wait for 100 ns;
   D <= "010";
   wait for 100 ns;
   D <= "011";
   wait for 100 ns;
   D <= "100";
   wait for 100 ns;
   D <= "101";
   wait for 100 ns;
   D <= "110";
   wait for 100 ns;
    D <= "111";
   wait for 100 ns;
   Res <= '1';
   wait;
end process;
end Behavioral;
```

Timing Diagram for Program Counter



Register Bank

- Register bank is used to store values.
- It has eight 4 bit registers and a 3 to 8 decoder.
- Decoder is used to enable the correct register.
- We used D Flip Flops with a enable input to create a register.

Source Code for D – Flip Flop

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity D FF is
    Port ( D : in STD LOGIC;
           Res : in STD LOGIC;
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC;
           Qbar : out STD LOGIC);
end D FF;
architecture Behavioral of D FF is
begin
    process (Clk) begin
        if (rising edge(Clk)) then
                 if Res = '1' then
                     Q<='0';
                     Qbar<='1';
                 else if En = '1' then
                     Q \le D;
                     Qbar <= not D;
                 end if;
            end if;
        end if;
    end process;
end Behavioral;
```

Source code for Register

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           Res : in STD LOGIC;
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end Reg;
architecture Behavioral of Reg is
component D FF
port (
D : in STD LOGIC;
Res: in STD LOGIC;
En : in STD LOGIC;
Clk : in STD LOGIC;
Q : out STD LOGIC;
Qbar : out STD LOGIC);
end component;
begin
D FFO : D FF
port map (
 D \Rightarrow D(0)
Res => Res,
En => En,
Clk => Clk,
 Q => Q(0);
D FF1 : D FF
 port map (
```


```
D \Rightarrow D(1),
 Res => Res,
 En => En,
Clk => Clk,
 Q => Q(1));
D_FF2 : D_FF
port map (
 D \Rightarrow D(2),
Res => Res,
 En => En,
Clk => Clk,
Q => Q(2));
D FF3 : D FF
port map (
D \Rightarrow D(3)
Res => Res,
En => En,
Clk => Clk,
Q => Q(3));
end Behavioral;
```

Source Code for Register Bank

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Register Bank is
    Port ( Clk : in STD LOGIC;
           R Enable: in STD LOGIC VECTOR (2 downto 0);
           Res : in STD LOGIC;
           D: in STD LOGIC VECTOR (3 downto 0);
           RO: out STD LOGIC VECTOR (3 downto 0);
           R1: out STD LOGIC VECTOR (3 downto 0);
           R2: out STD LOGIC VECTOR (3 downto 0);
           R3: out STD LOGIC VECTOR (3 downto 0);
           R4: out STD LOGIC VECTOR (3 downto 0);
           R5 : out STD LOGIC VECTOR (3 downto 0);
           R6: out STD LOGIC VECTOR (3 downto 0);
           R7: out STD LOGIC VECTOR (3 downto 0));
end Register Bank;
architecture Behavioral of Register Bank is
component Reg
port (
    D : in STD LOGIC VECTOR (3 downto 0);
   En : in STD LOGIC;
   Res : in STD LOGIC;
    Clk: in STD LOGIC;
    Q : out STD LOGIC VECTOR (3 downto 0));
end component;
component Decoder 3 to 8
Port (
    I : in STD LOGIC VECTOR (2 downto 0);
   EN : in STD LOGIC;
    Y: out STD LOGIC VECTOR (7 downto 0));
end component;
signal En Reg: std logic vector (7 downto 0);
```

```
begin
Decoder: Decoder 3 to 8
port map (
    I \Rightarrow R Enable,
    En => '1',
     Y \Rightarrow En Reg);
Reg 0 : Reg
port map (
     D => "0000",
    En => '1',
    Res \Rightarrow Res,
     Clk => Clk,
     Q \Rightarrow R0);
Reg 1 : Reg
port map (
    D \Rightarrow D_{\prime}
    En => En Reg(1),
    Res => Res,
    Clk => Clk,
     Q \Rightarrow R1);
Reg 2 : Reg
port map (
    D \Rightarrow D
    En \Rightarrow En Reg(2),
    Res => Res,
     Clk => Clk,
     Q \Rightarrow R2);
Reg 3 : Reg
port map (
    D \Rightarrow D_{\prime}
    En => En_Reg(3),
    Res => Res,
```

```
Clk => Clk,
     Q \Rightarrow R3);
Reg 4 : Reg
port map (
    D \Rightarrow D
    En => En Reg(4),
    Res => Res,
    Clk => Clk,
     Q \Rightarrow R4);
Reg 5 : Reg
port map (
    D \Rightarrow D
    En \Rightarrow En Reg(5),
    Res => Res,
    Clk => Clk,
     Q \Rightarrow R5);
Reg 6 : Reg
port map (
    D \Rightarrow D
    En \Rightarrow En Reg(6),
    Res => Res,
    Clk => Clk,
     Q => R6);
Reg 7 : Reg
port map (
    D \Rightarrow D_{\prime}
    En => En_Reg(7),
    Res \Rightarrow Res,
    Clk => Clk,
     Q \Rightarrow R7;
end Behavioral;
```




Simulation Code for Register Bank

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Register Bank TB is
   Port ( );
end Register Bank TB;
architecture Behavioral of Register Bank TB is
component Register Bank
Port (
       Clk : in STD LOGIC;
       R Enable : in STD LOGIC VECTOR (2 downto 0);
       Res : in STD LOGIC;
       D : in STD LOGIC VECTOR (3 downto 0);
       R0 : out STD LOGIC VECTOR (3 downto 0);
       R1 : out STD LOGIC VECTOR (3 downto 0);
       R2: out STD LOGIC VECTOR (3 downto 0);
       R3: out STD LOGIC VECTOR (3 downto 0);
       R4: out STD LOGIC VECTOR (3 downto 0);
       R5 : out STD LOGIC VECTOR (3 downto 0);
       R6: out STD LOGIC VECTOR (3 downto 0);
       R7: out STD LOGIC VECTOR (3 downto 0));
end component;
signal Clk : STD LOGIC;
signal R Enable: STD LOGIC VECTOR (2 downto 0);
signal Res : STD LOGIC;
signal D : STD LOGIC VECTOR (3 downto 0);
signal RO, R1, R2, R3, R4, R5, R6, R7 : STD LOGIC VECTOR (3 downto 0);
begin
UUT : Register Bank
port map (
```

```
Clk => Clk,
    R Enable => R Enable,
    Res => Res,
    D \Rightarrow D_{\prime}
    R0 \Rightarrow R0
    R1 \Rightarrow R1
    R2 \Rightarrow R2
    R3 \Rightarrow R3,
    R4 \Rightarrow R4
    R5 \Rightarrow R5,
    R6 \Rightarrow R6
    R7 \Rightarrow R7);
process
begin
    wait for 50 ns;
    D <= "0101";
    Res <= '0';
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    R Enable <= "001";</pre>
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    R Enable <= "010";</pre>
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    R Enable <= "011";</pre>
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
```


```
wait for 50 ns;
    R Enable <= "100";</pre>
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    R Enable <= "101";</pre>
    Clk <= '0'; wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    R Enable <= "110";</pre>
    Clk <= '0'; wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    R Enable <= "111";</pre>
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
    wait for 50 ns;
    Res <= '1';
    Clk <= '0';
    wait for 50 ns;
    Clk <= '1';
    wait;
end process;
end Behavioral;
```

Timing Diagram for Register Bank




3-bit Tri-state-buffer

• We can use tri state buffers to build the multiplexers.



VHDL Code for 3-bit Tri-state-buffer



Simulation code for 3-bit Tri-state-buffer


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tri state buffer 3bit TB is
-- Port ();
end tri state buffer 3bit TB;
architecture Behavioral of tri state buffer 3bit TB is
component tri state buffer 3bit
       IN3 : in STD LOGIC VECTOR (2 downto 0);
port (
        OUT3: out STD LOGIC VECTOR (2 downto 0);
        EN : in STD LOGIC);
end component;
signal IN3 : std logic vector(2 downto 0);
signal OUT3 : std logic vector(2 downto 0);
signal EN : std logic;
begin
UUT: tri state buffer 3bit
port map( IN3 => IN3,
            OUT3=> OUT3,
            EN=>EN);
```

```
process
begin

IN3<= "110";
EN<='0';

wait for 100ns;
EN<='1';
wait;
end process;
end Behavioral;</pre>
```


Timing Diagram for 3-bit Tri-state-buffer



• Similarly, we created a 4-bit tri-state-buffer with the difference of it only being 4-bits.

Multiplexers

 We can use multiplexers to select only a single input from a given set of inputs by giving specific selection instructions.



2-way 3-bit Multiplexer

• Used to select one input from the adder and jump address with the use of jump flag.

VHDL Code for 2-way 3-bit multiplexer


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux_2way_3bit is
    Port ( Adder_3 : in STD_LOGIC_VECTOR (2 downto 0);
        JUMP_TO : in STD_LOGIC_VECTOR (2 downto 0);
        S : in STD_LOGIC;
        O : out std_logic_vector(2 downto 0));
end Mux_2way_3bit;

architecture Behavioral of Mux_2way_3bit is
component tri_state_buffer_3bit
    port ( IN3 : in STD_LOGIC_VECTOR (2 downto 0);
        OUT3 : out STD_LOGIC_VECTOR (2 downto 0);
```

```
EN : in STD LOGIC);
end component;
signal NOTS: std logic;
begin
tri state buffer 0 :tri state buffer 3bit
port map(
           IN3 => Adder 3,
            OUT3 \Rightarrow 0,
            EN => NOTS);
tri state buffer_1: tri_state_buffer_3bit
port map(
            IN3 => JUMP TO,
            OUT3 =>0,
            EN =>S);
NOTS <= NOT S;
end Behavioral;
```


Elaborated design view for 2-way 3-bit multiplexer



Simulation code for 2-way 3-bit multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 2way 3bit TB is
-- Port ();
end Mux 2way 3bit TB;
architecture Behavioral of Mux 2way 3bit TB is
component Mux 2way 3bit
    port( Adder 3 : in STD LOGIC VECTOR (2 downto 0);
             JUMP TO: in STD LOGIC VECTOR (2 downto 0);
             O : out STD LOGIC VECTOR (2 downto 0);
             S : in STD LOGIC);
end component;
signal Adder 3, JUMP TO : std logic vector(2 downto 0);
signal 0 : std logic vector(2 downto 0);
signal S : std logic;
begin
UUT: Mux 2way 3bit
port map(
             Adder 3(2 downto 0) => Adder 3(2 downto 0),
             JUMP TO (2 \text{ downto } 0) = > \text{JUMP TO } (2 \text{ downto } 0),
             O(2 \text{ downto } 0) \Rightarrow O(2 \text{ downto } 0),
             S=> S);
process
begin
Adder 3<="001";
JUMP TO<="100";
S<='0';
WAIT FOR 100ns;
S<='1';
WAIT;
end process;
end Behavioral;
```

Timing Diagram for 2-way 3-bit multiplexer



2-way 4-bit Multiplexer

• Used to select one from the output of Add/Sub unit and immediate value with the use of load select

VHDL Code 2-way 4-bit Multiplexer


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux_2way_4bit is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
        B : in STD_LOGIC_VECTOR (3 downto 0);
        O : out STD_LOGIC_VECTOR (3 downto 0);
        S : in STD_LOGIC_);

end Mux_2way_4bit;

architecture Behavioral of Mux_2way_4bit is
component tri_state_buffer_4bit
    port ( IN4 : in STD_LOGIC_VECTOR (3 downto 0);
        OUT4 : out STD_LOGIC_VECTOR (3 downto 0);
        EN : in STD_LOGIC_);
```

Elaborated design view 2-way 4-bit Multiplexer



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 2way 4bit TB is
    Port ( );
end Mux 2way 4bit TB;
architecture Behavioral of Mux 2way 4bit TB is
component Mux 2way 4bit
    port( A : in STD LOGIC VECTOR (3 downto 0);
             B: in STD LOGIC VECTOR (3 downto 0);
             O : out STD LOGIC VECTOR (3 downto 0);
             S : in STD LOGIC);
end component;
signal A,B : std logic vector(3 downto 0);
signal 0 : std logic vector(3 downto 0);
signal S : std logic;
begin
UUT: Mux 2way 4bit
port map(
             A(3 \text{ downto } 0) => A(3 \text{ downto } 0),
             B(3 \text{ downto } 0) => B(3 \text{ downto } 0),
             O(3 \text{ downto } 0) \Rightarrow O(3 \text{ downto } 0),
             S=> S);
process
begin
A<="0011";
B<="1000";
S<='0';
WAIT FOR 100ns;
S<='1';
WAIT;
end process;
end Behavioral;
```

Timing Diagram 2-way 4-bit Multiplexer

		0.000 ns						
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns
∨ I MI A[3:0]	3						3	
14 [3]	0							
14 [2]	0							
¼ [1]	1							
14 [0]	1							
∨ 💖 B[3:0]	8						8	
¼ [3]	1							
¼ [2]	0							
¼ [1]	0							
14 [0]	0							
∨ № O[3:0]	3	3	X				8	
¼ [3]	0							
¼ [2]	0							
¼ [1]	1							
14 [O]	1							
₩s	0							
		I						


8-way 4-bit Multiplexer

• Used to select one register from the 8 registers with use of register select line

VHDL Code for 8-way 4-bit Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 8way 4bit is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC VECTOR (3 downto 0);
           D: in STD LOGIC VECTOR (3 downto 0);
           E : in STD LOGIC VECTOR (3 downto 0);
           F : in STD LOGIC VECTOR (3 downto 0);
           G : in STD LOGIC VECTOR (3 downto 0);
           H: in STD LOGIC VECTOR (3 downto 0);
           O: out STD LOGIC VECTOR (3 downto 0);
           S: in STD LOGIC VECTOR (2 downto 0));
end Mux 8way 4bit;
architecture Behavioral of Mux 8way 4bit is
Component Decoder 3 to 8
           I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
            Y : out STD LOGIC VECTOR (7 downto 0));
end component;
Signal Y0 : std logic vector(7 downto 0);
component tri state buffer 4bit
   port( IN4: in STD LOGIC VECTOR (3 downto 0);
           OUT4: out STD LOGIC VECTOR (3 downto 0);
           EN : in STD LOGIC);
end component;
begin
Decoder 3 to 8 0 : Decoder 3 to 8
   port map ( I \Rightarrow S,
```

```
EN => '1',
               Y => Y0);
tri state buffer 0 : tri state buffer 4bit
     port map (
                 IN4 \Rightarrow A
                    EN=> YO(0),
                    OUT4 \Rightarrow O);
tri state buffer 1 : tri state buffer 4bit
    port map (IN4 \Rightarrow B(3 \text{ downto } 0),
                    EN=> Y0(1),
                    OUT4 \Rightarrow O(3 \text{ downto } 0));
tri state buffer 2 : tri state buffer 4bit
     port map(
                   IN4 \Rightarrow C(3 \text{ downto } 0),
                    EN=> Y0(2),
                    OUT4 \Rightarrow O(3 \text{ downto } 0);
tri state buffer 3 : tri state buffer 4bit
     port map(
                   IN4 \Rightarrow D(3 \text{ downto } 0),
                    EN=> YO(3),
                    OUT4 \Rightarrow O(3 \text{ downto } 0));
tri state buffer 4 : tri state buffer 4bit
    port map ( IN4 \Rightarrow E(3 downto 0),
                    EN=> YO(4),
                    OUT4 \Rightarrow O(3 \text{ downto } 0));
tri state buffer 5 : tri state buffer 4bit
    port map (
                 IN4 \Rightarrow F(3 \text{ downto } 0),
                    EN=> Y0(5),
                    OUT4 \Rightarrow O(3 \text{ downto } 0));
tri state buffer 6 : tri state buffer 4bit
     port map (IN4 \Rightarrow G(3 \text{ downto } 0),
                    EN=> Y0(6),
                    OUT4 \Rightarrow O(3 \text{ downto } 0));
tri state buffer 7 : tri state buffer 4bit
     port map (IN4 \Rightarrow H(3 \text{ downto } 0),
                    EN=> Y0(7),
                    OUT4 \Rightarrow O(3 \text{ downto } 0));
end Behavioral;
```




Simulation code for 8-way 4-bit Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 8way 4bit TB is
    Port ();
end Mux 8way 4bit TB;
architecture Behavioral of Mux 8way 4bit TB is
component Mux 8way 4bit
     Port ( A : in STD LOGIC VECTOR (3 downto 0);
             B: in STD LOGIC VECTOR (3 downto 0);
             C : in STD LOGIC VECTOR (3 downto 0);
             D : in STD LOGIC VECTOR (3 downto 0);
             E : in STD LOGIC VECTOR (3 downto 0);
             F : in STD LOGIC VECTOR (3 downto 0);
             G : in STD LOGIC VECTOR (3 downto 0);
             H: in STD LOGIC VECTOR (3 downto 0);
             O : out STD LOGIC VECTOR (3 downto 0);
             S: in STD LOGIC VECTOR (2 downto 0));
end component;
signal A, B, C, D, E, F, G, H : std logic vector (3 downto 0);
signal O: std logic vector(3 downto 0);
signal S: std logic vector(2 downto 0);
begin
UUT : Mux 8way 4bit
port map ( A(3 \text{ downto } 0) \Rightarrow A(3 \text{ downto } 0),
              B(3 \text{ downto } 0) \Rightarrow B(3 \text{ downto } 0),
              C(3 \text{ downto } 0) \Rightarrow C(3 \text{ downto } 0),
              D(3 \text{ downto } 0) \Rightarrow D(3 \text{ downto } 0),
              E(3 \text{ downto } 0) => E(3 \text{ downto } 0),
              F(3 \text{ downto } 0) => F(3 \text{ downto } 0),
              G(3 \text{ downto } 0) \Rightarrow G(3 \text{ downto } 0),
              H(3 \text{ downto } 0) \Rightarrow H(3 \text{ downto } 0),
```

```
O(3 \text{ downto } 0) \Rightarrow O(3 \text{ downto } 0),
              S(2 \text{ downto } 0) \Rightarrow S(2 \text{ downto } 0);
process
begin
A<="0001";
B<="0010";
<="0011";
D<="0100";
E<="0101";
F<="0110";
G<="0111";
H<="1000";
S<="000";
WAIT FOR 100ns;
S<="001";
WAIT FOR 100ns;
S<="010";
WAIT FOR 100ns;
S<="011";
WAIT FOR 100ns;
S<="100";
WAIT FOR 100ns;
S<="101";
WAIT FOR 100ns;
S<="110";
WAIT FOR 100ns;
S<="111";
WAIT;
end process;
end Behavioral;
```

Timing Diagram for 8-way 4-bit Multiplexer




Look Up Table

• Used to create the binary values corresponding to the 7-segment display.

Vhdl Code for Look Up Table

```
signal sevenSegment_ROM : rom_type := (
  "1000000", -- 0
  "1111001", -- 1
  "0100100", -- 2
  "0110000", -- 3
  "0011001", -- 4
  "0010010", -- 5
  "0000010", -- 6
  "1111000", -- 7
  "0000000", -- 8
  "0010000", -- 9
  "0001000", -- a
  "0000011", -- b
  "1000110", -- c
  "0100001", -- d
  "0000110", -- e
  "0001110" -- f
 );
begin
data <= sevenSegment ROM(to integer(unsigned(address)));</pre>
end Behavioral;
```



Simulation code for Look Up Table

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity LUT sim is
end LUT sim;
architecture Behavioral of LUT sim is
component LUT 16 7
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end component;
signal address: STD LOGIC VECTOR (3 downto 0);
signal data: STD LOGIC VECTOR (6 downto 0);
begin
UUT: LUT 16 7 PORT MAP(
address=> address,
```

```
data=>data
);
process
begin
-- index 190653
-- 1110 1000 1011 1101
address <= "1101";
wait for 100ns;
address <= "1011";
wait for 100ns;
address <= "1000";
wait for 100ns;
address <= "1110";
wait;
end process;
end Behavioral;
```

Timing Diagram for Look Up Table

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns
√	е	d	ь	(8)				e		
№ [3]	1									
¼ [2]	1									
¼ [1]	1									
14 [0]	0									
∨ 🕸 data[6:0]	06	21	03	00				06		
14 [6]	0									
14 [5]	0									
14 [4]	0									
14 [3]	0									
14 [2]	1									
14 [1]	1									
14 [0]	0									
i										

Nano Processor

- All above mention components are used in Nano processor in hierarchical order.
- Inputs Reset button, Clock.
- Outputs Zero flag and Overflow flag LEDs, 7-Segment Display, 4 LEDs for register 7th value.

Source Code for Nano Processor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity NanoProcessor is
    Port (
           Reset : in STD LOGIC;
           Clk : in STD LOGIC;
           Zero : out STD LOGIC;
           Overflow: out STD LOGIC;
           Reg 7 LED: out STD LOGIC VECTOR (3 downto 0);
           S 7seg : out STD LOGIC VECTOR (6 downto 0) );
end NanoProcessor;
architecture Behavioral of NanoProcessor is
component Instruction Decoder
    Port (
        INSTUC : in STD LOGIC VECTOR (11 downto 0);
        J CHK : in STD LOGIC;
        REG EN: out STD LOGIC VECTOR (2 downto 0);
        REG SEL A: out STD LOGIC VECTOR (2 downto 0);
       REG SEL B : out STD LOGIC VECTOR (2 downto 0);
        LOAD SEL : out STD LOGIC;
        IM VAL: out STD LOGIC VECTOR (3 downto 0);
        CTRL: out STD LOGIC;
        J FLAG : out STD LOGIC;
        J ADDR : out STD LOGIC VECTOR (2 downto 0));
```

```
end component;
component Add Sub Unit
   port (
           A : in STD LOGIC VECTOR (3 downto 0);
           B: in STD LOGIC VECTOR (3 downto 0);
           ctrl : in STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           Overflow: out STD LOGIC;
           Zero : out STD LOGIC);
end component;
component Progrm Rom
   Port (
           SEL: in STD LOGIC VECTOR (2 downto 0);
           INSTUC : out STD LOGIC VECTOR (11 downto 0));
end component;
component Bit 3 Adder
     Port (
            A : in STD LOGIC VECTOR(2 downto 0);
            B : in STD LOGIC VECTOR(2 downto 0);
            C in : in STD LOGIC;
            S : out STD LOGIC VECTOR(2 downto 0);
            C out : out STD LOGIC
);
end component;
component P Counter
       Port ( D : in STD LOGIC VECTOR (2 downto 0);
              Res : in STD LOGIC;
              Clk: in STD LOGIC;
              Q : out STD LOGIC VECTOR (2 downto 0));
end component;
```

```
component Register Bank
    Port (
             Clk: in STD LOGIC;
              R Enable: in STD LOGIC VECTOR (2 downto 0);
              Res : in STD LOGIC;
              D: in STD LOGIC VECTOR (3 downto 0);
              R0 : out STD LOGIC VECTOR (3 downto 0);
              R1: out STD LOGIC VECTOR (3 downto 0);
              R2: out STD LOGIC VECTOR (3 downto 0);
              R3: out STD LOGIC VECTOR (3 downto 0);
              R4: out STD LOGIC VECTOR (3 downto 0);
              R5: out STD LOGIC VECTOR (3 downto 0);
              R6 : out STD LOGIC VECTOR (3 downto 0);
              R7: out STD LOGIC VECTOR (3 downto 0));
end component;
component Mux 2way 4bit
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
            B: in STD LOGIC VECTOR (3 downto 0);
            O: out STD LOGIC VECTOR (3 downto 0);
            S : in STD LOGIC);
end component;
component Mux 2way 3bit
    Port (
            Adder 3: in STD LOGIC VECTOR (2 downto 0);
            JUMP TO: in STD LOGIC VECTOR (2 downto 0);
            S : in STD LOGIC;
            O : out std logic vector(2 downto 0));
end component;
component Mux 8way 4bit
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
            B: in STD LOGIC VECTOR (3 downto 0);
            C : in STD LOGIC VECTOR (3 downto 0);
            D: in STD LOGIC VECTOR (3 downto 0);
            E: in STD LOGIC VECTOR (3 downto 0);
```


```
F : in STD LOGIC VECTOR (3 downto 0);
            G: in STD LOGIC VECTOR (3 downto 0);
            H: in STD LOGIC VECTOR (3 downto 0);
            O : out STD LOGIC VECTOR (3 downto 0);
            S: in STD LOGIC VECTOR (2 downto 0));
end component;
--import values for seven segement display
component LUT 16 7
    Port (
        address: in STD LOGIC VECTOR (3 downto 0);
        values : out STD LOGIC VECTOR (6 downto 0));
end component;
component Slow Clk
    Port (
           Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
signal Slw Clk : std logic;
signal R0 out, R1 out, R2 out, R3 out, R4 out, R5 out, R6 out, R7 out:
std logic vector (3 downto 0); --from register bank to mux
signal CTRL:std logic; --from instruction decoder to Add sub unit
signal Reg En: std logic vector (2 downto 0); --form instruction
decoder to register bank
signal Instruction :std logic vector(11 downto 0); -- from program rom to
instruction decoder
signal Mem Sel :std logic vector (2 downto 0); --from p counter to ROM
and adder
signal C out : std logic; --for carry out of 3-bit adder
signal next Address: std logic vector (2 downto 0); --Output of 3 - bit
adder
signal load select : std logic; --from instruction decoder to 2way 4bit
signal data: std logic vector (3 downto 0); --from 2 way 4 bit mux to
register bank
```

```
signal Cal value : std logic vector (3 downto 0); --from addSub unit to
mux
signal im value : std logic vector (3 downto 0); --from instruction
decoder to mux
signal selected val A : std logic vector (3 downto 0); --from muxA to
add sub unit
signal selected val B : std logic vector (3 downto 0); --from muxB to
add sub unit
signal reg sel A : std logic vector (2 downto 0); --from instruction
decoder to muxA
signal reg sel B : std logic vector (2 downto 0); --from instruction
decoder to muxB
signal Address To Jump:std logic vector(2 downto 0); --from instruction
decoder to 2 way 3 bit mux
signal Jump:std logic; -- form instruction decoder to 2 way 3 bit mux
signal jump check : std logic; --
signal pc in:std logic vector(2 downto 0); -- from 2 way 3 bit mux to
programme counter
begin
    Slow Clk 0: Slow Clk
   port map (
            Clk in=>Clk,
            Clk out => Slw Clk);
    InstructionDecoder:Instruction Decoder
        port map (
            INSTUC => Instruction,
            J CHK => jump check, --: in STD LOGIC;
            REG EN => Reg En,
            REG SEL A => reg sel A,--: out STD LOGIC VECTOR (2 downto
0);
            REG SEL B => reg sel B,--: out STD LOGIC VECTOR (2 downto
0);
            LOAD SEL => load select, --: out STD LOGIC;
            IM VAL => im value, --: out STD LOGIC VECTOR (3 downto 0);
            CTRL => CTRL, --: out STD LOGIC;
```

```
J FLAG=>Jump, --: out STD LOGIC;
            J ADDR=>Address To Jump --: out STD LOGIC VECTOR (2 downto
0));
   Multiplexer 2way 4bit: Mux 2way 4bit
        port map (
            A => Cal value,
            B => im value,
            0 \Rightarrow data
            S => load select);
    Program Rom: Progrm Rom
        Port map (
            SEL =>Mem Sel, --: in STD LOGIC VECTOR (2 downto 0);
            INSTUC =>Instruction);
    --bit 3 adder can be change but for get the adder implemnentation
use
    Bit3Adder : Bit 3 Adder
        port map (
              A => Mem Sel,
              B = > "001",
              C in => '0', --no carry inputs for the Bit3Adder
              S => next Address,
              C out => C out);
   Multiplexer 2way 3bit:Mux 2way 3bit
        port map(
            Adder 3 =>next Address,
            JUMP TO =>Address To Jump,
            S => Jump
            0 = > pc in);
    Progaram Counter: P Counter
        port map (
              D \Rightarrow pc in,
              Res => Reset,
```

```
Clk => Slw Clk,
               Q => Mem Sel);
RegisterBank: Register Bank
      port map(
            Clk => Slw Clk,
            R Enable => Reg En,
            Res => Reset,
            D \Rightarrow data
           R0 \Rightarrow R0 \text{ out,}
            R1 \Rightarrow R1 \text{ out,}
            R2 \Rightarrow R2 \text{ out,}
            R3 \Rightarrow R3 \text{ out,}
            R4 \Rightarrow R4 \text{ out,}
            R5 \Rightarrow R5 \text{ out,}
            R6 => R6_out,
            R7 \Rightarrow R7 \text{ out)};
AddSubUnit: Add Sub Unit
      port map(
          A \Rightarrow selected val B,
          B => selected val A,
          ctrl => CTRL,
          S => Cal value,
          Overflow =>Overflow,
          Zero =>Zero);
Multiplexer 8way 4bit A : Mux 8way 4bit
      port map(
            A \Rightarrow R0 \text{ out,}
            B \Rightarrow R1 \text{ out,}
            C \Rightarrow R2 \text{ out,}
            D \Rightarrow R3 \text{ out,}
            E \Rightarrow R4 \text{ out,}
            F \Rightarrow R5 \text{ out,}
            G \Rightarrow R6 \text{ out,}
```

```
H \Rightarrow R7 \text{ out,}
                O => selected val A,
                S \Rightarrow reg sel A);
     Multiplexer 8way 4bit B : Mux 8way 4bit
           port map(
                A \Rightarrow R0 \text{ out,}
                B \Rightarrow R1 \text{ out,}
                C \Rightarrow R2 \text{ out,}
                D \Rightarrow R3 \text{ out,}
                E \Rightarrow R4 \text{ out,}
               F \Rightarrow R5 \text{ out,}
                G \Rightarrow R6 \text{ out,}
                H \Rightarrow R7 \text{ out,}
                O => selected val B,
                S => reg sel B);
     --sevent segment display
     LUT 7seg : LUT 16 7
           port map (
                address => R7 out,
                values => S 7seg);
     Reg 7 LED <= R7 out;
     jump check <= not(selected val A(0) or selected val A(1) or</pre>
selected val A(2) or selected val A(3));
end Behavioral;
```




Simulation Code for Nano Processor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nanoprocessor TB is
    Port ();
end Nanoprocessor TB;
architecture Behavioral of Nanoprocessor TB is
component NanoProcessor
    Port (
               Reset : in STD LOGIC;
               Clk: in STD LOGIC;
               Zero : out STD LOGIC;
               Overflow: out STD LOGIC;
               Reg 7 LED : out STD_LOGIC_VECTOR (3 downto 0);
               S 7seg : out STD LOGIC VECTOR (6 downto 0)
        );
end component;
constant clk period:time:=10ns;
signal Reset,Clk,Zero,Overflow:std logic;
signal Reg 7 LED:std logic vector(3 downto 0);
signal S 7seg:std logic vector(6 downto 0);
begin
UUT: NanoProcessor
    Port map (
               Reset =>Reset,
               Clk => Clk,
               Zero =>Zero,
               Overflow =>Overflow,
               Reg 7 LED =>Reg 7 LED,
               S 7seg => S 7seg
```

```
);
clk sim:process
            begin
                 Clk <= '0';
                 wait for clk period/2;
                 Clk <= '1';
                 wait for clk_period/2;
        end process;
sim:process
        begin
            Reset <='1';</pre>
             wait for 100ns;
            Reset <='0';
            wait;
end process;
end Behavioral;
```

Timing Diagram for Nano Processor



Slow Clock

Source code for Slow Clock

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow Clk is
SIGNAL count : integer := 1;
SIGNAL clk status : std logic := '0';
begin
process(Clk_in)
begin
if (rising edge (Clk in)) then
    count <= count+1;</pre>
if(count = 5) then
    clk status <= not clk status;</pre>
    Clk out <= clk status;</pre>
    count <= 1;
end if;
end if;
end process;
end Behavioral;
```

Xilinx Design Constraints(XDC) File

- Used LEDs for zero flag, overflow flag and 4 more LEDs to output register 7 value.
- Used a button for Reset.
- Used the Basys3 Master XDC file to take the clock of the Basys3 board.

```
## R7 values
set property PACKAGE PIN U16 [get ports {Reg 7 LED[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 LED[0]}]
set property PACKAGE PIN E19 [get ports {Reg 7 LED[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 LED[1]}]
set property PACKAGE PIN U19 [get ports {Reg 7 LED[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 LED[2]}]
set property PACKAGE PIN V19 [get ports {Reg 7 LED[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 LED[3]}]
## Zero flag
set property PACKAGE PIN P1 [get ports {Zero}]
    set property IOSTANDARD LVCMOS33 [get ports {Zero}]
## Overflow
set property PACKAGE PIN L1 [get ports {Overflow}]
    set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
##7 segment display
set property PACKAGE PIN W7 [get ports {S 7seg[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7seg[0]}]
set property PACKAGE PIN W6 [get ports {S 7seg[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7seg[1]}]
set property PACKAGE PIN U8 [get ports {S 7seg[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7seg[2]}]
set property PACKAGE PIN V8 [get ports {S 7seg[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7seg[3]}]
```

```
set_property PACKAGE_PIN U5 [get_ports {S_7seg[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {S_7seg[4]}]
set_property PACKAGE_PIN V5 [get_ports {S_7seg[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {S_7seg[5]}]
set_property PACKAGE_PIN U7 [get_ports {S_7seg[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {S_7seg[6]}]

## Clock signal
set_property PACKAGE_PIN W5 [get_ports Clk]
    set_property IOSTANDARD LVCMOS33 [get_ports Clk]
    create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports Clk]

## Reset button
set_property PACKAGE_PIN U18 [get_ports Reset]
    set_property IOSTANDARD LVCMOS33 [get_ports Reset]
```

Instruction set

```
Assembly program was written to calculate the total of all integers between 1
and 3 (inclusive).
Sum always stored in Register 7.
Loop is working until from 3 down to 1 and in each iteration current number was
decremented and added to the sum.
If RO is zero jump keep not going to O instruction again
                  ; R1 <- 3
(0) MOVI R1, 3
                    ; R2 <- 1
(1) MOVI R2, 1
                  ; R2 <- -R2 [-1]
(2) NEG R2
(3) ADD R7, R1
                    ; R7 <- R7 + R1
(4) ADD R1, R2
                    ; R1 <- R1 + R2
                    ; If R1 = 0 jump to line 7
(5) JZR R1,7
(6) JZR R0,3
                 ; If R0 = 0 (this condition is true by default) jump to
line 3
(7) JZR R0,7 ; if R0 = 0 jump to line 7
Instructions in machine code
```

```
0)
      100010000011
1)
      100100000001
2)
      010100000000
3)
      001110010000
4)
      000010100000
5)
      110010000111
6)
      110000000011
7)
      110000000111
```

Assembly code (.asm code)

Conclusion

- ➤ Components designed in previous labs were useful when creating the nano processor (LUT, REGISTER, DECODERS, RCA, FA,HA etc.)
- > Using tri state buffers to design multiplexers were much easier than using basic logic gates since it reduces redundant connections.
- ➤ 4-bit Add/Sub unit can be easily modified to do subtraction by having a SUB instruction.
- ➤ Only -8 to +7 values can be used for Add/Sub unit considering 2's complement method
- ➤ The logic for Overflow flag has been design considering 2's complement method.
- > Designing the nano processor was easier since our team had 3 members to distribute the workload.
- ➤ Using online platforms such as Discord, Zoom, WhatsApp made it easier to communicate between team members.

Contribution

Name	Index Number	Contributions		
Dasun Nimantha	190415K	program counter		
		register bank.		
		slow clock		
		Nano processor		
Nipun Pramuditha	190653L	multiplexer		
		tri state buffer		
		LUT		
		XDC file		
		Nano processor		
Ayesh Vininda	190649F	instruction decoder		
		ROM		
		Add/sub unit.		
		3-bit adder		
		Nano processor		