CS 350 Quiz 2: Wed Nov 10

Lectures 9 - 16 and Labs 5 - 8

Instructions

- The quiz is closed book, one 8.5"×11" page of notes (both sides). No sharing notes and no support equipment (calculators, phones, etc). The usual penalty for copying or sharing answers on a quiz or exam is a final grade of E for the course. If you have any questions, please ask during the quiz, not after. You have 60 minutes.
- Unless otherwise specified, questions involving machine instructions are for the LC-3.
- Note: The spacing in the instructions might not correspond to the ones on the LC-3 summary sheet.

True/False [2 pts each]

- Sequential logic circuits use clocks to separate memory reads and computations from memory writes. IYV ?
- A master-slave flip-flop alternates between reading and writing the value of a bit but disallows doing both at the same time.
- One major use for finite state machines is implementing regular expression pattern matching.
- In a von Neumann computer, "program counter" is something of a misnomer because the program counter doesn't actually contain a count. Truf
- To read a value from memory, we copy its address to the MAR, read the MDR, and signal "Read" (in that order). False

Multiple Choice [choose exactly one alternative; 3 pts each]

- Say we have a computer (not necessary the LC-3) with word address ability, k-bit words, and m-bit addresses. What relationship is necessary between k and m?
 - (a) $k \leq m$ (b) k < m
 - (c) k≥ m
 - (d) k and m can be totally unrelated.

- 7. Where does decoding of an instruction occur?
 - (a) In the program counter.
 - (b) In the instruction register.
 - (c) In the memory data register.
 - (d) In the memory address register.
- 8. Which of the below is part of the instruction cycle for all LC-3 instructions?
 - (a) Decode Instruction
 - (b) Calculate Effective Addresses
 - (c) Retrieve Operand Values
 - (d) Store Results
- 9. Branch/jump instructions cause a branch/jump by
 - (a) Modifying the PC during the Fetch Instruction phase of the instruction cycle.
 - (b) Modifying the PC during the Execute Instruction phase of the instruction cycle.
 - (c) Modifying the PC during the Store Result phase of the instruction cycle.
 - (d) (a) and (b)
- 10. For all instructions, when is incrementing the PC done during the instruction cycle?
 - (a) During Fetch Instruction, before reading the instruction from memory.
 - (b) During Fetch Instruction, after reading the instruction from memory.
 - (c) As part of Decode Instruction.
 - (d) After Store Results but before the next Fetch Instruction.
 - (e) Just before calculating a PC offset.
- 11. Which of the following can be used to set R1 to zero?
 - (a) ADD 001 001 100000
 - (b) AND 001 111 100000
 - (c) ADD 001 000 000 000
 - (d) (a) and (b)
 - (e) (b) and (c)
- 12. If R1 contains the integer 283, what does NOT 001 001 111111 do?
 - (a) It sets R1 ← 0
 - (b) It sets R1 ← -283
 - (c) It sets R1 ← -284
 - (d) It sets R1 ← 32767 283
 - (e) None of the above.

MIPGI

13	. Which of the following can be used to copy R1 to R7?					
0/	(a) ADD 111 001 100000					
	(b) ADD 111 001 000000					
X	(c) AND 111 001 111111					
0	(d) LDR 111 001 000000					
	(e) (a) and (b)					
	(f) (b) and (c)					
	(g) (a) and (c)					
14.	What does LD 000 111111111 do?					
	(a) It sets RO ← -1					
/	(b) It sets R0 ← x21FF)					
	(c) It sets $RO \leftarrow PC - 1$					
	(d) We can't determine this without knowing more a	hout the contents of memory				
15		sout the contents of memory.				
15.	7, 1101 (100 1101 1121 (10)					
	(a) It prints the character "0"					
	(b) It prints the 2 characters "48"					
	(c) It prints the 5 characters "x0030"					
	(d) It reads a character from the keyboard and overw	vrites RO with it.				
16.	Suppose $R6 = x4000$, $M[x4000] = x5000$, and $M[x5000] = 12$. What does the					
	instruction LDR 101 110000000 do, assuming the instruction is at x3050?					
	(a) It sets R5 ← x4000	GCA (a)				
/	(b) It sets R5 ← x5000					
	(c) It sets R5 ← x6000					
	(d) It sets R5 ← 12					
	(e) None of the above.					
17.	Suppose R2 = $x4000$, M[$x3100$] = $x5000$, M[$x4000$] = 14	and M[====================================				
	does the instruction LDI 101 0101011111, assuming the	, and M[x5000] = 48. What				
	(a) It gots PE = == 2100	1. 75				
	(b) It sets $R5 \leftarrow x4000$	X 5051				
	(c) It sets R5 ← x5000	XOOAF				
	(d) It sets R5 ← 14	x 3100				
/	ade indicates 2 0.	(c) When the condition or				
	((e) It sets R5 ← 48					

None of the above.

- 18. Suppose R2 = x4000, M[x3100] = x5000, M[x4000] = 14, and M[x5000] = 48. What does the instruction LEA 101 010101111, assuming the instruction is at x3050?
 - (a) It sets R5 ← x3100

X3051 X00AF

x3100

- (b) It sets $R5 \leftarrow x4000$
- (c) It sets $R5 \leftarrow x500$
- (d) It sets R5 ← 14
- (e) It sets R5 ← 48
- (f) None of the above.
- 19. What immediate values can be used in the ADD instruction?
 - (a) $-256 \le \text{value} \le 255$
 - (b) $-512 \le \text{value} \le 511$
 - (c) -16 ≤ value ≤ 15
 - (d) None of the above.
- 20. What PC offsets can be used in the load instruction (LD)?
 - (a) $-256 \le \text{offset} \le 255$
 - (b) -512 ≤ offset ≤ 511
 - (c) -16 ≤ offset ≤ 15
 - (d) None of the above.
- 21. Which of the following instructions set the condition code?
 - (a) ADD
 - (b) LD
 - (c) ST
 - (d) BR
 - (e) (a) and (b)
 - (f) (b) and (c)
 - (g) (a), (b), and (c)
 - (h) (a), (b), (c), and (d)
- 22. When does BR 010 ... cause a branch?
 - (a) When the condition code indicates < 0.
 - (b) When the condition code indicates = 0.
 - (c) When the condition code indicates ≤ 0 .
 - (d) When R2 is zero.
 - (e) When R2 is not zero.
 - (f) None of the above.

×4020

- 23. When does BR 000 ... cause a branch?
 - (a) When the condition code indicates = 0.
 - (b) When the condition code indicates $\neq 0$.
 - (c) It never causes a branch.
 - (d) When RO is zero.
 - (e) When RO is not zero.
 - (f) None of the above.
- 24. Suppose R7 = M[x4020] = x40F0. What does BR 111 000100000 do, assuming the instruction is at x3FFF? y 8020
 - (a) We go to x4020.)
 - (b) We go to x40F0.
 - (c) We go to x4110.
 - (d) It depends on the condition code, which wasn't given.
- 25. Suppose R7 = M[x4020] = x40F0. What does JMP 000 111 000000, assuming the instruction is at x3FFF?
 - (a) We go to x4020.
 - (b) We go to x40F0.
 - (c) We go to x4110.
 - (d) It depends on the value of R0, which wasn't given.

Short Answer [pts as marked]

For Questions 26 and 27, use the finite state machine with the state transition table as shown. Assume state A is the start state and state D is the only accepting state.


26. [8 pts] Trace the execution of this machine on the input 11010011 by listing the sequence of states the machine is in. Also say whether the input string is accepted or not.

State	Input	New State
A	0	A
A	1	C
В	0	A
В	1	В
C	0	В
C	1	D
D	0	D
D	1	В

$$\begin{array}{c} (A) & (C) & (D) &$$

Sequence: A C D D B A A C D

String is in accepting state



CS 350 Quiz 1, Mon Feb 14, 2011


(30 minutes, 50 points total)

Instructions

This quiz is closed book, one 8.5"×11" page of notes (both sides). No sharing notes and no equipment (calculators, phones, music players, etc). The usual penalty for copying or sharing answers on a quiz or exam is a final grade of E for the course. If you have any questions, please ask during the quiz, not after.

Short Answer Questions [points as marked]

[3 pts] What is the bitstring that represents the most negative 6-bit 2's complement number? What is the decimal value of this number?



[3 pts] What bitstring(s) represent zero in 6-bit 2's complement?

000000

[8 pts] Convert the decimal calculation 6-25=6+(-25)=-19=-(19) into 6-bit 2's complement. (Show the converted values of 6, 25, -25, 19, and -19.)

- Page 1 of 4 -Quiz 1 15-1111

Illinois Institute of Technology

16-10000

17-10001 18-1001019-10011 20-10100 21-10101 27-10110 23-10111 24-11000 25-11001

[3 pts] What is the hexadecimal representation for the bitstring 1111101011?

1010 - A 0011110,1011, 1011-13 1100-6 1101-0 3EB 1110-E

[3 pts] What 9-bit string does octal 752 represent?

L 1 >010 111 101 010 0

[3 pts] What decimal number does 8-bit 2's complement hexadecimal AC represent?

-84 4 5 10101100 + 10101100 + 10101100 001010100 > (x22)+(1x2

[3 pts] What decimal number does 7-bit 2's complement octal 126 represent? + (1×2)

-42 001 010 110 G010101001

0101010 [3 pts] Let A('0'), A('1'), ... be the ASCII representation numbers of the characters '0', '1', What is the relationship between A('0'), 6, and A('6')?

A(101) and A(161) are the hexadecimal representations \$\$30 +36 whereas 6 is the decimal reprosentation of 54.

A(6')=3616=5410 A(6')=A(6')+6

Quiz 1

- Page 2 of 4 -

Illinois Institute of Technology

9. [6 pts] What is the binary representation of 9.625₁₀? What is its scientific notation representation?

9.62510

9.62510

1.001.
$$\frac{1}{2}$$
 $\frac{0}{4}$ $\frac{1}{4}$ $\frac{1}{4}$

10. [6 pts] What is the IEEE 32-bit representation for 1.10100112 \times 2⁵ ? (Feel free to add extra spaces for readability.)

add extra spaces for readability.)

$$5 + 127 = 132$$

Sign-bit

 $132 902 = 0$
 $66 902 = 0$
 $33 902 = 1$
 $16 902 = 0$
 $3702 = 0$
 $4 902 = 0$
 $2902 = 0$
 $1902 = 0$
 $1902 = 0$

11. [9 pts] Write a truth table for NOT (X OR (NOT Z AND Y)). Include columns for the subexpressions (X OR (NOT Z AND Y)) and (NOT Z AND Y). (You can include other subexpressions if you want.)

x	14	12/1	10T) (X UR / (N	ONASTOI	KE		
0	0	0	100	00	6	8 fb ft		
O	0	11	1	0/0/	0			
0	Sh	10	0	0 1	s marked)	1500 5 10		
O	1				0	ber		
1	0	0	0	, (0			
1	0	1	0	1/1	0			
1	(0	0	11	on de d			
1	(2	100 1971	10	111	0	1		
Cexpression column								
X Y Z NOT (X UR (NOT ? AND Y))								
000				re decembration 6 - 25 = 6				
		0 01	nest (Market (Cons				
		0 10		0				
		0 11		000				
		1101	0	0				
		10	1	0				
		1111	0	0				
		1/1/	1	0				