



Department of Electrical & Computer
Engineering ENCS4370 -
Computer Architecture

Multi Cycle Processor Implementation

Prepared By:

Ayman Qashoo	1200312
Ayman Salamah	1200488
Anas Sarabta	1200242

Instructor: Dr. Ayman Hroub

Date: 1/29/2024

Table of Contents

List Of FiguresError! Bookmark not defined.

List Of Tables4

Abstract5

Introduction5

Objective5

Introduction to RISC Machines5

Multi Cycle Processors5

Design Specifications and Implementation7

Processor Properties7

Instruction Types and Formats.....7

Instruction Set9

****Data Path Design and details and descriptionError! Bookmark not defined.

Components13

Instruction Memory & Data Memory13

Register File15

Arithmetic Logical Unit.....17

Extender:.....19

Concatenation:.....20

Code Concatenation:20

1 module concatenation(input [0:31] pc, input [0:25] Immediate_j_Type, output reg next_pc);

2

3 wire [0:5] last_6_bits_pc; // Wire to store the last 6 bits of pc

4

5 // Extract the last 6 bits from pc

6 assign last_6_bits_pc = pc[26:31];

7

8 // Concatenate the last 6 bits of pc with immediate_j_type

9 assign next_pc = {last_6_bits_pc, Immediate_j_Type};

10

11 endmodule

.....20

Stack Memory:21


Multiplexers23

PC Register25

Control Unit.....26

2 | Page

Testing	32
Connection of components for test:.....	32



Team Work	33
Conclusion	33

List Of Tables

Table 1: Instruction Set.....11

Table 2: Main Control Truth Table.....24

Table 3: Main Control Truth Table.....25

Abstract

This report discusses the design, and implementation of a Multi Cycle Processor according to a given RISC instruction set. The design was done by analyzing each instruction, and notice main components it needs. The implementation was done by building the components, then derive the control signals for them. Testing was done for each instruction, and then by applying complete scenarios to the processor and validate the result.

Introduction

Objective

The objective of this project is to successfully design, model and simulate a MIPS Multi-Cycle Processor using Verilog HDL. The design approach was used where each sub-module of the processor was first designed, coded, and tested. Once all sub-modules were designed and determined to be fully functional, they were instantiated into a structural module to form our processor.

Introduction to RISC Machines

RISC is a type of CPU design in which it is believed that a simplified instruction set will enhance performance of the processor. It uses a small, highly-optimized set of instructions rather than a more complex set as found in other processors. The word “reduced” in the name refers to the amount of work for any single instruction set.

Typical features of RISC architecture include: fixed length, standard format, identical general-purpose registers, simple addressing modes, one cycle execution time, and pipelining.

Aside from quicker performance, RISC processor components are generally cheaper to design and produce as they utilize less transistors. RISC is the newer technology and is widely used in the industry compared to other processor types.

Multi Cycle Processors

A multi-cycle processor is a type of processor architecture that divides the execution of instructions into multiple stages or cycles. Each cycle performs a specific operation, allowing instructions to be executed efficiently and enabling more complex instructions to be processed. Using the Multi-cycle approach, different instruction may take different amounts of time to process unlike in the

Single-cycle approach where instruction processing is as fast as the slowest instruction.

In a multi-cycle processor, each instruction goes through several stages, with each stage completing within a single clock cycle. The stages typically include:

1. **Instruction Fetch (IF):** The processor fetches the instruction from memory using the program counter (PC) and increments the PC to point to the next instruction.
2. **Instruction Decode (ID):** The fetched instruction is decoded to determine the operation to be performed. This stage also involves fetching any necessary operands or data from registers.
3. **Execution (EX):** The actual operation specified by the instruction is performed in this stage. It may involve arithmetic calculations, logical operations, or address computations.
4. **Memory Access (MEM):** If the instruction requires accessing memory, such as loading or storing data, it is performed in this stage. Data is read from or written to memory.
5. **Write Back (WB):** The results of the previous stage are written back to the appropriate register(s). This stage updates the register file with the computed values.

Design Specifications and Implementation

Processor Properties

1. The instruction size and the words size is 32bits
2. 16 32-bit general-purpose registers: from R0 to R15.
3. 32-bit special purpose register for the program counter (PC)
4. 32-bit special purpose register for the stack pointer (SP), which points to the topmost empty element of the stack. This register is visible to the programmer.
5. The program memory layout comprises the following three segments: Static data segment, Code segment, Stack segment. It is a LIFO (Last in First out) data structure. This machine has explicit instructions that enables the programmer to push/pop elements on/from the stack. The stack stores the return address, registers' values upon function calls, etc.
6. The processor has two separate physical memories, one for instructions and the other one for data. The data memory stores both the static data segment and the stack segment.
7. Four instruction types (R-type, I-type, J-type, and S-type).
8. Separate data and instructions memories
9. Word-addressable memory
10. The ALU to calculate the condition branch outcome (taken/ not taken). These signals might include zero, carry, overflow.

Instruction Types and Formats

As mentioned above, this ISA has four instruction formats, namely, R-type, I-type, J-type, and S-type. These four types have the following common fields:

- a) **2-bit instruction type** (00: R-Type, 01: J-Type, 10: I-type, 11: S-type)
- b) **5-bit function**, to determine the specific operation of the instruction
- c) **Stop bit**, which is the least significant bit of each instruction binary format, and it is used to mark the end of a function code block. In other words, if the value of this stop bit is "1", this means that this instruction is the last instruction of the function, and hence the execution control should return to the return address which is stored on the top of the control stack.

1. R-Type (Register Type) Formats

- **5-bit Rs1**: first source register
- **5-bit Rd**: destination register
- **5-bit Rs2**: second source register
- 9-bit unused




Figure 1: R-Type Format

2. I-Type (Immediate Type) Format

- **5-bit Rs1:** first source register
- **5-bit Rd:** destination register
- **14-bit immediate:** unsigned for logic instructions, and signed otherwise



Figure 2: I-Type Format

3. J-Type (Jump Type) Format

- 24-bit signed immediate: jump offset




Figure 3: J-Type Format

4. S-Type (Shift Type) Format

- **5-bit Rs1:** first source register
- **5-bit Rd:** destination register
- **5-bit Rs2:** second source register. This register stores the shift amount in case the shift amount is variable and it is calculated at runtime
- **5-bit SA:** the constant shift amount.
- 4-bit unused




Figure 4: S-Type Format

Instruction Set

- The table below shows the different instructions you are required to implement. It shows their type, the opcode value, and their meaning in RTN (Register Transfer Notation).

No.	Instr	Meaning	Opcode Value
R-Type Instructions			
1	AND	$\text{Reg(Rd)} = \text{Reg(Rs1)} \& \text{Reg(Rs2)}$	000000
2	ADD	$\text{Reg(Rd)} = \text{Reg(Rs1)} + \text{Reg(Rs2)}$	000001
3	SUB	$\text{Reg(Rd)} = \text{Reg(Rs1)} - \text{Reg(Rs2)}$	000010
I-Type Instructions			
4	ANDI	$\text{Reg(Rd)} = \text{Reg(Rs1)} \& \text{Imm}^{16}$	000011
5	ADDI	$\text{Reg(Rd)} = \text{Reg(Rs1)} + \text{Imm}^{16}$	000100
6	LW	$\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm}^{16})$	000101
7	LW.POI	$\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm}^{16})$ $\text{Reg[Rs1]} = \text{Reg[Rs1]} + 1$	000110
8	SW	$\text{Mem}(\text{Reg(Rs1)} + \text{Imm}^{16}) = \text{Reg(Rd)}$	000111
9	BGT	if $(\text{Reg(Rd)} > \text{Reg(Rs1)})$ Next PC = PC + sign_extended (Imm^{16}) else PC = PC + 1	001000
10	BLT	if $(\text{Reg(Rd)} < \text{Reg(Rs1)})$ Next PC = PC + sign_extended (Imm^{16}) else PC = PC + 1	001001
11	BEQ	if $(\text{Reg(Rd)} == \text{Reg(Rs1)})$ Next PC = PC + sign_extended (Imm^{16}) else PC = PC + 1	001010
12	BNE	if $(\text{Reg(Rd)} \neq \text{Reg(Rs1)})$ Next PC = PC + sign_extended (Imm^{16}) else PC = PC + 1	001011
J-Type Instructions			
13	JMP	Next PC = {PC[31:26], Immediate ²⁶ }	001100
14	CALL	Next PC = {PC[31:26], Immediate ²⁶ }	001101
15	RET	Next PC = top of the stack	001110
S-Type Instructions			
16	PUSH	Rd is pushed on the top of the stack	001111
17	POP	The top element of the stack is popped, and it is stored in the Rd register	010000

Table 1: Instruction Set

Data Path Design:

Ayman Salama 1200488

Ayman Qashoo 1200312

Anas Sarabta 1200242





Figure 6: Data Path Design

Control Unit Block




Figure 7: Control Unit

Components

After analyzing the instruction set, we found that the following components are needed.

Instruction Memory & Data Memory

The memories in the implementation are separated into two parts, instruction memory, and data memory. This was done to solve some conflicts, such as, one instruction might be fetching the instruction from the memory and the other instruction is loading/storing some data from/to the memory, so in order to obey the isolation principle, they need to be separated into different memory elements.




Figure 8: Instruction Memory Module




Figure 9: Data Memory Module

Code of instruction memory and data memory

```
1 module instructionMemory(  
2     input [0:31] Address,  
3     output reg [0:15] Immediate_I_Type_16_bit,  
4     output reg [0:25] Immediate_J_Type_26_bit,  
5     output reg [0:3] RS1,  
6     output reg [0:3] RS2,  
7     output reg [0:3] RD,  
8     output reg [5:0] IMOPCODE  
9 );  
10     reg [0:5] opcode;  
11  
12     initial begin  
13         Immediate_I_Type_16_bit = 16'b0;  
14         Immediate_J_Type_26_bit = 26'b0;  
15         RS1 = 4'b0;  
16         RS2 = 4'b0;  
17         RD = 4'b0;  
18         opcode = 6'b0;  
19     end  
20  
21     always @(Address) begin  
22         opcode = Address[0:5];  
23         IMOPCODE = opcode;  
24  
25         case(opcode)  
26             // R-Type Instructions (0 to 2)  
27             6'b000000, 6'b000001, 6'b000010: begin  
28                 RD = Address[6:9]; // 4-bit RD  
29                 RS1 = Address[10:13]; // 4-bit RS1  
30                 RS2 = Address[14:17]; // 4-bit RS2  
31                 // Clear other fields as they are not used by R-type instructions  
32                 Immediate_I_Type_16_bit = 16'b0;  
33                 Immediate_J_Type_26_bit = 26'b0;  
34             end  
35  
36             // I-Type Instructions (3 to 11)  
37             6'b000011, 6'b000100, 6'b000101, 6'b000110,  
38             6'b000111, 6'b001000, 6'b001001, 6'b001010,  
39             6'b001011: begin  
40                 RD = Address[6:9]; // 4-bit RD  
41                 RS1 = Address[10:13]; // 4-bit RS1  
42                 Immediate_I_Type_16_bit = Address[14:29]; // 16-bit immediate  
43                 // Clear other fields as they are not used by I-type instructions  
44                 RS2 = 4'b0;  
45                 Immediate_J_Type_26_bit = 26'b0;  
46             end  
47         end  
48     end  
49 end
```

Figure 11: Instruction Memory Code

```

1 module Data_Memory(input CLK,
2                     input [0:31] Address,
3                     input [0:31] Data_in,
4                     input Mem_Read,
5                     input Mem_Write,
6                     output reg [0:31] Data_out);
7
8     reg [0:31] memory [0:255];
9
10    always @(posedge CLK)
11    begin
12        if (Mem_Read)
13        begin
14            Data_out <= memory[Address];
15        end
16        else if (Mem_Write)
17        begin
18            memory[Address] <= Data_in;
19        end
20    end
21
22    integer i;
23    initial
24    begin
25        for (i = 0; i < 32; i = i + 1)
26        begin
27            memory[i] = 32'b0;
28        end
29    end
30 endmodule: Data_Memory

```

Figure 10: Data Memory Code

Test for instruction memory module*****

```

initial begin
    // Set instructions directly in the memory
    mem[0] = 32'h08CA0052; // addi $5, $3, 10
    mem[1] = 32'h0955FFDA; // addi $10, $5, -5
    mem[2] = 32'h00861000; // add $3, $2, $1
    mem[3] = 32'h00C24000; // and $4, $3, $1
    mem[4] = 32'h10C85000; // sub $5, $3, $4
    mem[5] = 32'h19060002; // SW $3, 0($4)
    mem[6] = 32'h110C0000; // LW $6, 0($4)
end

```

Figure 12: Sample Instructions




Figure 13: Instruction Memory Test

Test for data memory module




Figure 14: Data Memory Test

Register File




Figure 16: Register Element




Figure 15: Register File Module

The register file is an essential component in the CPU, providing high-speed storage and quick access to registers for various operations. Its efficient design and close proximity to the execution units contribute to the overall performance and functionality of the computer system.

Register File Code

```

1 module register_file(
2     input CLK, // Clock signal
3     input [0:5] OPCODE,
4     input regwrite, // Register Write enable
5     input [0:3] rs1, // Read address for BusA
6     input [0:3] rs2, // Read address for BusB
7     input [0:3] rd, // Write address
8     input [0:31] buswrite, // Write data
9     input RD_LWPOI,
10    input buswrite_LWPOI,
11    output [0:31] busA, // Read data for BusA
12    output [0:31] busB // Read data for BusB
13 );
14
15 // Register array of 16 registers, each 32 bits wide
16 reg [0:31] registers[0:15];
17
18 // Read operations (combinational logic)
19 assign busA = (rs1 != 4'b0) ? registers[rs1] : 32'b0; // Read register RS1 if not 0
20 assign busB = (rs2 != 4'b0) ? registers[rs2] : 32'b0; // Read register RS2 if not 0
21
22 // Write operation (sequential logic)
23 always @(posedge CLK) begin
24     if (regwrite && (rd != 4'b0)) begin // Write enable and RD is not 0
25         registers[rd] <= buswrite;
26     end
27     if (OPCODE == 5'b000110) begin
28         registers[RD_LWPOI] <= buswrite_LWPOI;
29     end
30 end
31
32 // Initialize the register file to 0 (optional)
33 integer i;
34 initial begin
35     for (i = 0; i < 16; i = i + 1) begin
36         registers[i] = 32'b0;
37     end
38 end
39
40 endmodule

```

Figure 17: Register File Code

Test Register File




Figure 18: Test Register File

Arithmetic Logical Unit

The ALU is a digital circuit within the CPU that executes arithmetic and logical operations on binary data. It takes two input operands, operates on them according to the specified operation, and produces a result. The ALU can perform a wide range of operations, including addition, subtraction, multiplication, division, bitwise logical operations (AND, OR, XOR), and comparisons (such as greater than, less than, equal to).




Figure 19: ALU bloc

ALU code

```

1 module alu(
2     input [5:0] ALUOP, // ALU operation code
3     input [31:0] in1, // First operand
4     input [31:0] in2, // Second operand
5     output reg [31:0] ALU_Result, // ALU result
6     output reg Flag, // Flag for BEQ, BNE, BGT, BLT conditions
7 );
8
9 // Temporary variables for the subtraction result
10 reg [31:0] subtraction_result;
11 reg negative_flag;
12
13 always @(*) begin
14     Flag = 1'b0;
15     ALU_Result = 32'b0; // Default result
16
17     case (ALUOP)
18         6'b000000: begin // AND
19             ALU_Result = in1 & in2;
20         end
21         6'b000001: begin // ADD
22             ALU_Result = in1 + in2;
23         end
24         6'b000010: begin // SUB
25             ALU_Result = in1 - in2;
26         end
27         6'b000011: begin // AND
28             ALU_Result = in1 & in2;
29         end
30         6'b000100: begin // ADD
31             ALU_Result = in1 + in2;
32         end
33         6'b000101: begin // ADD
34             ALU_Result = in1 + in2;
35         end
36         6'b000110: begin // ADD
37             ALU_Result = in1 + in2;
38         end
39         6'b000111: begin // ADD
40             ALU_Result = in1 + in2;
41         end
42         // For BEQ, BNE, BGT, BLT: perform subtraction and set the Flag
43         6'b001000: begin // BGT
44             subtraction_result = in1 - in2;
45             negative_flag = subtraction_result[31];
46             Flag = negative_flag && (subtraction_result != 0);
47         end
48         6'b001001: begin // BLT (Branch if Less Than)
49             subtraction_result = in1 - in2;
50             negative_flag = subtraction_result[31];
51             Flag = negative_flag && (subtraction_result != 0);
52         end
53         6'b001010: begin // BEQ (Branch if Equal)
54             subtraction_result = in1 - in2;
55             Flag = (subtraction_result == 32'b0);
56         end
57         6'b001011: begin // BNE (Branch if Not Equal)
58             subtraction_result = in1 - in2;
59             Flag = (subtraction_result != 32'b0);
60         end
61         default: begin
62             ALU_Result = 32'b0; // Default result is 0 for unknown opcode
63         end
64     endcase
65 end
66 endmodule

```

Figure 20: ALU Code

ALU Test

Signal name	Value	32	64	
JSR a	00000001	0000000F	00001111	00000001
JSR b	00000002	00000004		00000002
JSR op	3	0	1	2
JSR out	00000004	00000013	0000000B	00000004

Figure 21: ALU test

Extender:

We used 3 extenders in our data path in order to support all instruction types, for immediate and offset and shift.




Figure 22: Extender

Signed Extender

A signed extender is a component or circuit that extends the bit width of

a binary number while preserving its interpretation as either a signed or unsigned value.

When extending a binary number, the most significant bit (MSB) is usually replicated to fill the additional bits. This replication is called sign extension or zero extension, depending on whether the original number is interpreted as signed or unsigned.

In our data path, we used the extender to extended the immediate 14-bit to 32-bit, It can be either signed or zero extension, depends on the control signal ExtOp.

Signed Extender 16 to 32-bits Code

```
1 module BitExtender(  
2     input [0:15] in, // 16-bit input  
3     output [0:31] out // 32-bit sign-extended output  
4 );  
5  
6 // Sign-extend the input by replicating the sign bit (bit 15) to fill the upper 16 bits  
7 assign out = {{16{in[15]}}, in};  
8 endmodule  
9
```

Figure 23: Signed Extender Code

Signed Extender Test

Signal name	Value	0	8	16	24	32	40	48
in	DEADBEEF	00000000	X	DEADBEEF				
op	1							
out	FFFFFFEF	00000000	X	00003EEF	X	FFFFFFEF		

Figure 24: Signed Extender Test

Concatenation:




Figure 20: Concatenation

Concatenation Operation { , }: The curly braces {} indicate a concatenation operation. Concatenation in this context means combining two binary numbers end-to-end to form a new binary number. Here, the 6 bits from PC[31:26] are combined with the 26 bits from Immediate26 to form a new 32-bit value.

The purpose of such an operation is usually related to instruction decoding and execution in a processor. In many instruction set architectures, certain instructions require the construction of a target address for jumps or branches. This concatenation could be a part of calculating such a target address.

----> Next PC = {PC[31:26], Immediate26 }

PC[31:26]: This refers to the most significant 6 bits of the Program Counter (PC). The Program Counter is a special register in the CPU that holds the address of the next instruction to be executed. By specifying PC[31:26], we are extracting the upper 6 bits of the PC.

Immediate26: This is a 26-bit immediate value, which typically comes from an instruction. Immediate values are used to encode operands directly within the instruction itself, rather than referring to memory or a register.

Code Concatenation:

```
1 module concatenation(input [0:31] pc, input [0:25] Immediate_j_Type, output reg next_pc);
2
3   wire [0:5] last_6_bits_pc; // Wire to store the last 6 bits of pc
4
5   // Extract the last 6 bits from pc
6   assign last_6_bits_pc = pc[26:31];
7
8   // Concatenate the last 6 bits of pc with immediate_j_type
9   assign next_pc = {last_6_bits_pc, Immediate_j_Type};
10
11 endmodule
```

Figure21: code concatenation

Stack Memory:

Stack memory, often referred to simply as the stack, is a region of a computer's memory used for dynamic storage allocation and management. It is a fundamental data structure in most programming languages and is crucial for managing function calls, local variables, and supporting nested function execution. We have used the stack memory to store and retrieve the return address and variables with functions, since its efficient for managing function calls and local variables due to its simple and fast LIFO structure. It provides a convenient way to organize and access data within the scope of functions and is an integral part of program execution in most programming languages.

Stack Memory Code

```
1 // a stack conatng 32 cells, each is 32 bit
2 module stackMemory(input [0:31]in, input push, input pop, output reg [0:31]out, output flag_full, output flag_empty);
3
4 reg [4:0] stack_elements; // pointers tracking the stack
5 reg [31:0] memory [31:0]; // the stack is 32 bit wide and 32 locations in size
6
7 assign flag_full = (stack_elements == 5'd31) ? 1 : 0;
8 assign flag_empty = (stack_elements == 5'd0) ? 1 : 0;
9
10 initial begin
11     stack_elements = 5'd0;
12 end
13
14 always @(*)
15 begin
16     if (push & !flag_full)
17     begin
18         memory[stack_elements] <= in;
19         stack_elements <= stack_elements + 1;
20     end
21     else if (pop & !flag_empty)
22     begin
23         out <= memory[stack_elements];
24         stack_elements = stack_elements - 1;
25     end
26 end
27 endmodule
```

Figure 27: Stack Memory Code

Stack Memory Test




Figure 28: Stack Memory Test

Multiplexers

It is a combinational circuit which have many data inputs and single output depending on control or select inputs. For N input lines, $\log_2 N$ (base2) selection lines, or we can say that for 2^n input lines, n selection lines are required.

Multiplexers are also known as **“Data n selector, parallel to serial convertor, many to one circuit, universal logic circuit”**. Multiplexers are mainly used to increase amount of the data that can be sent over the network within certain amount of time and bandwidth.

2x1 Mux

Two 2x1 mux were used in our design of the multicycle processor as shown below:

- 1- Based on the value of the write back source signal, which will be used as the selection line, determine which data will be written into the register file—either the memory output or ALU result.
- 2- Based on the value of the Register Source signal, which will

be used as a selection line, determine which register will be read as a second operand from the register file—either Rs2 or Rd.




Figure 29: 2x1 Mux Block

4x1 Mux

Two 4x1 mux were used in our design of the multicycle processor as shown below:

- 1- A 4x1 mux has been used to determine the next PC value based on the value of the PC source signal, which has been used as a selection line. The inputs of the mux are [PC+1, BTA, JA, RA], and the next PC will be calculated as a result of the mux operation.
- 2- The other 4x1 Mux has been used to determine the ALU second operand, based on the value the ALU source signal, which has been used

as a selection line of the mux. The inputs of the mux are Second Operand




Figure 30: 4x1 Multiplexer Block

Register Rb, Extended immediate, Extended Shift Amount.

8x1 Mux

One 8x1 Mux has been used in our design of the multi cycle processor, it used to determine the ALU operation to be performed in the ALU, it has 5 inputs are (ADD, AND, SUB, SLL, SLR). the ALU_Op signal has been used as a selection line of 3-bits to determine which operation will be chosen.

PC Register

The PC (Program Counter) register, also known as the instruction pointer, is a special-purpose register in a CPU (Central Processing Unit). It is used to store the memory address of the next instruction to be fetched and executed by the processor. When the instruction is being executed, the PC register is used to determine the address of the subsequent instruction to be fetched. It allows the processor to sequentially fetch and execute instructions in the correct order, advancing the program execution.




Figure 33: PC Register Block

Control Unit

Main Control Input

- 6-bit **opcode** field

Main Control Output

- Main control signals

Main Control Signal:

Signal	Effect
Reg_Src	When = 0, Second operand is Rs2 (to be read from RF) When = 1, Second Operand is Rd (to be read from RF)
Reg_Write	When = 0, No register is written When = 1, Destination Register Rd is written with the data on BusW
ExtOp	When = 0, 14-bit immediate is Zero-Extended When = 1, 14-bit immediate is Sign-Extended
ALU_Src	When = 00, Second ALU operand is the value of the extended 14-bit immediate When = 01, Second ALU operand is the value of register (Rs2/Rd) that appears on BusB When = 10, Second ALU operand is the value of the extended 5-bit shift amount
Mem_Read	When = 0, Data Memory is NOT read When = 1, Data Memory is read: Mem_out \leftarrow Memory [Address]
Mem_Write	When = 0, Data Memory is NOT written When = 1, Data Memory is written: Mem [Address] \leftarrow Data_in
WB_Src	When = 0, ALU result will be written on the register: BusW = ALU result When = 1, Data from memory will be written on the register: BusW = Mem_out
ALU_Op	When = 000 \Rightarrow ADD operation will be performed in the ALU When = 001 \Rightarrow SUB operation will be performed in the ALU When = 010 \Rightarrow AND operation will be performed in the ALU When = 011 \Rightarrow Shift Logical Left operation will be performed in the ALU When = 100 \Rightarrow Shift Logical Right operation will be performed in the ALU

Table 2: Main Control Truth Table

OPCODE	next PC select	next PC select 2	next PC select 3	R52 mux select	Reg mux select	Reg write	All input mux select	stack input mux select	push	pop	DEMUX select	mem Read	mem write	mux 4x1 select	mux 4x1 select2
000000	0	0	0	0	0	1	1	X	0	0	X	0	0	0	1
000001	0	0	0	0	0	1	1	X	0	0	X	0	0	0	1
000010	0	0	0	0	0	1	1	X	0	0	X	0	0	0	1
000011	0	0	0	X	0	1	0	X	0	0	X	0	0	0	1
000100	0	0	0	X	0	1	0	X	0	0	X	0	0	0	1
000101	0	0	0	X	0	1	0	X	0	0	X	1	0	1	0
000110	0	0	0	X	0	1	0	X	0	0	X	1	0	1	0
000111	0	0	0	1	0	0	0	X	0	0	X	0	1	1	0
001000	1	0	0	1	0	0	1	X	0	0	X	0	0	X	X
001001	1	0	0	1	0	0	1	X	0	0	X	0	0	X	X
001010	1	0	0	1	0	0	1	X	0	0	X	0	0	X	X
001011	1	0	0	1	0	0	1	X	0	0	X	0	1	X	X
001100	0	0	1	X	0	0	X	X	0	0	X	0	0	X	X
001101	0	0	1	X	0	0	X	0	1	0	X	0	0	X	X
001110	0	1	0	X	0	0	X	X	0	0	0	0	0	X	X
001111	0	0	0	1	0	0	X	1	0	0	X	0	0	X	X
010000	0	0	0	X	0	1	X	X	0	1	X	0	0	X	X

Table 3: Main Control Truth Table

equations control unit

push = call || push
pop = ret || pop
memory read = load word || load word.poi
memory write = store word
register write = and || add || sub || andi || addi || lw || lw.poi
rs mux select = bgt || blt || beq || bne || j || push
alu input mux select = and || add || sub || Andi || Addi || lw || lw.poi || pop
demux select = pop
stack input mux select = push
next pc select1 = bgt || blt || beq || bne
next pc select2 = ret
next pc select3 = j || call
mux 4*1 select 1 = lw || lw.poi
mux 4 * 1 select 2 = and || add || sub || andi || addi

Control Unit Code:

```

1  module controlUnit(input OPCode, output reg next_pc_mux_select1,
2      output reg next_pc_mux_select2,
3      output reg next_pc_mux_select3,
4      output reg RS2_mux_select,
5      output reg RegWrite,
6      output reg ALU_input_mux_select,
7      output reg stack_input_mux_select,
8      output reg PUSH,
9      output reg POP,
10     output reg DEMUX_select,
11     output reg Mem_Read,
12     output reg Mem_Write,
13     output reg MUX_4_1_select1,
14     output reg MUX_4_1_select2);
15
16  always @(*) begin
17      next_pc_mux_select1 = 0;
18      next_pc_mux_select2 = 0;
19      next_pc_mux_select3 = 0;
20      RS2_mux_select = 0;
21      RegWrite = 0;
22      ALU_input_mux_select = 0;
23      stack_input_mux_select = 0;
24      PUSH = 0;
25      POP = 0;
26      DEMUX_select = 0;
27      Mem_Read = 0;
28      Mem_Write = 0;
29      MUX_4_1_select1 = 0;
30      MUX_4_1_select2 = 0;
31      case (OPCode)
32      6'b000000: begin // AND -----
33          next_pc_mux_select1 = 0;
34          next_pc_mux_select2 = 0;
35          next_pc_mux_select3 = 0;
36          RS2_mux_select = 0;
37          RegWrite = 1;
38          ALU_input_mux_select = 1;
39          PUSH = 0;
40          POP = 0;
41          Mem_Read = 0;
42          Mem_Write = 0;
43          MUX_4_1_select1 = 0;
44          MUX_4_1_select2 = 1;
45      end
46      6'b000001: begin // ADD -----
47          next_pc_mux_select1 = 0;
48          next_pc_mux_select2 = 0;
49          next_pc_mux_select3 = 0;
50          RS2_mux_select = 0;
51          RegWrite = 1;
52          ALU_input_mux_select = 1;
53          PUSH = 0;
54          POP = 0;
55
56      49      next_pc_mux_select3 = 0;
57      50      RS2_mux_select = 0;
58      51      RegWrite = 1;
59      52      ALU_input_mux_select = 1;
60      53      PUSH = 0;
61      54      POP = 0;
62      55      Mem_Read = 0;
63      56      Mem_Write = 0;
64      57      MUX_4_1_select1 = 0;
65      58      MUX_4_1_select2 = 1;
66      end
67      6'b000010: begin // SUB -----
68          next_pc_mux_select1 = 0;
69          next_pc_mux_select2 = 0;
70          next_pc_mux_select3 = 0;
71          RS2_mux_select = 0;
72          RegWrite = 1;
73          ALU_input_mux_select = 1;
74          PUSH = 0;
75          POP = 0;
76          Mem_Read = 0;
77          Mem_Write = 0;
78          MUX_4_1_select1 = 0;
79          MUX_4_1_select2 = 1;
80      end
81      6'b000011: begin // ANDI -----
82          next_pc_mux_select1 = 0;
83          next_pc_mux_select2 = 0;
84          next_pc_mux_select3 = 0;
85          RegWrite = 1;
86          ALU_input_mux_select = 0;
87          PUSH = 0;
88          POP = 0;
89          Mem_Read = 0;
90          Mem_Write = 0;
91          MUX_4_1_select1 = 0;
92          MUX_4_1_select2 = 1;
93      end
94      6'b000100: begin // ADDI -----
95          next_pc_mux_select1 = 0;
96          next_pc_mux_select2 = 0;
97          next_pc_mux_select3 = 0;
98          RegWrite = 1;
99          ALU_input_mux_select = 0;
100         PUSH = 0;
101         POP = 0;
102         Mem_Read = 0;
103         Mem_Write = 0;
104         MUX_4_1_select1 = 0;
105         MUX_4_1_select2 = 1;
106     end
107     6'b000101: begin // LW -----
108         next_pc_mux_select1 = 0;
109         next_pc_mux_select2 = 0;
110         next_pc_mux_select3 = 0;
111         RS2_mux_select = 0;
112         RegWrite = 0;
113         ALU_input_mux_select = 0;
114         PUSH = 0;
115         POP = 0;
116         Mem_Read = 1;
117         Mem_Write = 0;
118         MUX_4_1_select1 = 1;
119         MUX_4_1_select2 = 0;
120     end
121     6'b000110: begin // LW.P0I -----
122         next_pc_mux_select1 = 0;
123         next_pc_mux_select2 = 0;
124         next_pc_mux_select3 = 0;
125         RS2_mux_select = 0;
126         RegWrite = 0;
127         ALU_input_mux_select = 0;
128         PUSH = 0;
129         POP = 0;
130         Mem_Read = 1;
131         Mem_Write = 0;
132         MUX_4_1_select1 = 1;
133         MUX_4_1_select2 = 0;
134     end
135     6'b000111: begin // SW -----
136         next_pc_mux_select1 = 0;
137         next_pc_mux_select2 = 0;
138         next_pc_mux_select3 = 0;
139         RS2_mux_select = 1;
140         RegWrite = 0;
141         ALU_input_mux_select = 0;
142         PUSH = 0;
143         POP = 0;
144         Mem_Read = 0;
145         Mem_Write = 1;
146     end
147     // For BEQ, BNE, BGT, BLT: perform subtraction and set the Flag
148     6'b010000: begin // BGT -----
149         next_pc_mux_select1 = 1;
150         next_pc_mux_select2 = 0;
151         next_pc_mux_select3 = 0;
152         RS2_mux_select = 0;
153         RegWrite = 0;
154         ALU_input_mux_select = 1;
155         PUSH = 0;
156         POP = 0;
157         Mem_Read = 0;
158         Mem_Write = 0;
159     end
160     6'b010001: begin // BLT (Branch if Less Than) -----
161         next_pc_mux_select1 = 1;
162         next_pc_mux_select2 = 0;
163         next_pc_mux_select3 = 0;
164         RS2_mux_select = 0;
165         RegWrite = 0;
166         ALU_input_mux_select = 1;
167         PUSH = 0;
168         POP = 0;
169         Mem_Read = 0;
170         Mem_Write = 0;
171     end
172     6'b010010: begin // BEQ (Branch if Equal) -----
173         next_pc_mux_select1 = 1;
174         next_pc_mux_select2 = 0;
175         next_pc_mux_select3 = 0;
176         RS2_mux_select = 0;
177         RegWrite = 0;
178         ALU_input_mux_select = 1;
179         PUSH = 0;
180         POP = 0;
181         Mem_Read = 0;
182         Mem_Write = 0;
183     end
184     6'b010011: begin // BNE (Branch if Not Equal) -----
185         next_pc_mux_select1 = 1;
186         next_pc_mux_select2 = 0;
187         next_pc_mux_select3 = 0;
188         RS2_mux_select = 0;
189         RegWrite = 0;
190         ALU_input_mux_select = 1;
191         PUSH = 0;
192         POP = 0;
193         Mem_Read = 0;
194         Mem_Write = 0;
195     end
196     6'b010100: begin // JMP (Branch if Not Equal) -----
197         next_pc_mux_select1 = 0;
198         next_pc_mux_select2 = 0;
199         next_pc_mux_select3 = 1;
200         RegWrite = 0;
201         PUSH = 0;
202         POP = 0;
203         Mem_Read = 0;
204         Mem_Write = 0;
205     end
206     6'b010101: begin // CALL (Branch if Not Equal) -----
207         next_pc_mux_select1 = 0;
208         next_pc_mux_select2 = 0;
209         next_pc_mux_select3 = 1;
210         RegWrite = 0;
211         stack_input_mux_select = 1;
212         PUSH = 1;
213         POP = 0;
214         Mem_Read = 0;
215         Mem_Write = 0;
216     end
217     6'b010110: begin // RET (Branch if Not Equal) -----
218         next_pc_mux_select1 = 0;
219         next_pc_mux_select2 = 1;
220         next_pc_mux_select3 = 0;
221         RegWrite = 0;
222         PUSH = 0;
223         POP = 1;
224         DEMUX_select = 0;
225         Mem_Read = 0;
226         Mem_Write = 0;
227     end
228     6'b010111: begin // PUSH (Branch if Not Equal) -----
229         next_pc_mux_select1 = 0;
230         next_pc_mux_select2 = 0;
231         next_pc_mux_select3 = 0;
232         RS2_mux_select = 1;
233         RegWrite = 0;
234         stack_input_mux_select = 1;
235         PUSH = 1;
236         POP = 0;
237         Mem_Read = 0;
238         Mem_Write = 0;
239     end
240     6'b010000: begin // POP (Branch if Not Equal) -----
241         next_pc_mux_select1 = 0;
242         next_pc_mux_select2 = 0;
243         next_pc_mux_select3 = 0;
244         RegWrite = 1;
245         PUSH = 0;
246         POP = 1;
247         DEMUX_select = 1;
248         Mem_Read = 0;
249         Mem_Write = 0;
250         MUX_4_1_select1 = 0;
251         MUX_4_1_select2 = 0;
252     end
253     endcase
254     end
255 endmodule

```

Figure 37: Main Control Unit Code

Main Control Unit Test:





Figure 38: Main Control Unit Test

Figure 40: PC Source Block Diagram

Testing

Connection of components for test:



Team Work

We have done all work together; it was all shared between us.

Conclusion

The design for a multi-cycle system must be precise and accurate, and it requires a large number of components.

NOTE: some delays has been added for each execution stage to make a correction of flow of the instruction execution and to prevent glitches, also to give enough time for read and write operations and prevent conflicts.