Ayush Vinod Upadnyay
IORS II-1
60003220131
Experiment no 9.
Aim: To design 2 bit synchronous couriter using D flip-flop  (MOD 4)
The transfer of the second of
Apparatus: Breadboard, connecting with Led board, power supply,
IC7474, IC7486.
Theory:
A counter is a device which stores the number of times a particular
event or process has occurred, often in relationship to a clock signal.
V
Synchionous counter has one global clock which drives each flip-flop
so out put changes in parallel.
The one advantage of synchronous counter over asynchronous counter
is, it can operate on higher frequency than asynchronous counter as it
does not have commolative delay.
Pin diagram:
14 13 12 11 10 9 8
Land we will you have been been been been been been been be


Quan 2: Input Exclusive OR gate:.


This device contains four independent gales each of which performs

3 - 4

GND

the logic exclusive OR Fraction.





1	D'A DA	The state of the s
		-
	$Q_{B}/Q_{A}$	
	001	
	1 1 0 0 0	
	$D_{A} = Q_{A} \oplus Q_{B}$ $D_{B} = \overline{Q_{B}}$	
	QA -> MeB	
	OB -> FEB	<b>O</b>
1		
*	Output: - Synchronous counter using D Flip Flops	
*		implemented
1	and troth tables are verified for the same.	1
	7(01)	
,		

## Synchronous counter using D flip flop

