

Ayush Vinod Upadhyay

IO25 I1-1

60003220131

21/11/23

Experiment no 9.

Aim: To design 2 bit synchronous counter using D Flip-Flop (MOD 4)


Apparatus: Breadboard, connecting with Led board, power supply, IC 7474, IC 7486.

Theory:-

A counter is a device which stores the number of times a particular event or process has occurred, often in relationship to a clock signal. Synchronous counter has one global clock which drives each Flip-Flop so output changes in parallel.


The one advantage of synchronous counter over asynchronous counter is, it can operate on higher frequency than asynchronous counter as it does not have commulative delay.

Pin diagram :-




Quad 2: Input Exclusive OR gate:-

This device contains four independent gates each of which performs the logic exclusive OR function.




The dual edge triggered Flip-flop utilizes circuitry to produce high speed D-type Flip-flops. Each Flip-flop has individual clear and set inputs, and also complementary Q and \bar{Q} .


Circuit Diagram



Timing Diagram



Exact State Diagram



Execution table of D F/F

Q	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

State Transition Table

clock	Preset Q _A	State Q _B	Next State Q _{A+1} Q _{B+1}		F/F control D _A D _B	
0	0	0	0	1	0	1
1	0	1	1	0	1	0
2	1	0	1	1	1	1
3	1	1	0	0	0	0

D_A

$Q_B \backslash Q_A$	0	1
0	0	1
1	1	0

D_B

$Q_B \backslash Q_A$	0	1
0	0	1
1	0	0

$$D_A = Q_A \oplus Q_B$$

$$D_B = \overline{Q_B}$$


$Q_A \rightarrow \text{MSB}$

$Q_B \rightarrow \text{LSB}$

* Output :- Synchronous counter using D Flip Flops

* Conclusion :- Synchronous counter using D Flip Flops has been implemented and truth tables are verified for the same.

MSB
LSB



Synchronous counter using D flip flop

