


Ayush Vinod Upadhyay 60003220131 1025 11-1

Exp-5 Adder- Subtractor 22/10/23 Aim: - To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the trumtable using logic gates. TC 7408, IC7486, IC7404, IC7487, Bread Board Components: Apparans: - Power Supply, O.P switch. Carry A Sum Half Adder. 0 0 0 0 0 0 1 0 0 Sum: - AB + AB Knup for Carry Κηταρ For Sum AOB 0 0 Carry 0 ١ Full Adder. K-map for sum. Carry C A Som 0 0 0 0 ٥ O 0 Sum = ABC + ABC + ABC = A & B & C 0 0 6 ١ 0 K-map for carry 0 0 0 0 0 FOR EDUCATIONAL USE Carry = AC + AB + BC (Sundaram)





Full Adder using two half adder



To Prove:

5 = ABBBC

Co = AB + BC + CA

= (A @B) C + A·B

= (AB+BA) C + A·B


= ABC + BAC + AB

= ABC + A[BC+B] = ABC + A[B+C] =

= ABC + AB+AC - B[AC+A]+AC = B[A+C]+AC.

(Sundaram)

FOR EDUCATIONAL USE



	BC NA OO OL II IO		
	00 0 1 1 0 5/Q = ABC + ABC + ABC + ABC		
	O(1) O O O O O O O O O O O O O O O O O O O		
- St. 11	11 0 1 1 0 - ABBEC		
	10 1 0 0 1		
Martin V	Carry / Bo.		
77 4			
	Bc MA		
7:	OOOOCATTY /BO, BC+ MAC+MAB+MAC+MAB		
	O 1 O 1 = BC + C (M & A) + B (M & A)		
	= BC + (MOA)(B+C)		
	1 0 1 0 1 0 1		
27.41255	- Atto 7 Mario Acotto 18to 1 Combon willing on the BULA - 3340 1 22615 - Xe-		
The state	The Full RDDER of the Commission of the RDDER of the Roll of the RDDER		
	60		
	A & B & C Frank		
1	to the state of th		
ren in	Carry Bo		
1512	βC+ (M @ A) (β+C)		
- 5-3-			
Maria			
1000000			
	The state of the s		

FOR EDUCATIONAL USE

(Sundaram)

	Half Adder and Half Subtractor.		
	M A B 6/D Carry/Bo		
	0 0 0 0 0	M A B	
	0 0 1 (1 0	A⊕B	
	0 1 0 1111 0	700	
	0 1 1 0		
	10000	Carry 180	
	1011	(M&A) B	
	1 1 0 1 0		
	1 1 0 0		
_, 58	B MA	Carry 1Bo = MAB + MAB = B(MOA)	
(1)=,		B MA	
	100 0 0 1	0000	
	610 = AQ + AB = ABB	0 1 0 1	
13			
*	HALF ADDER :- ALU design to perform ac	Adition of 2 single bits. 2 iputs - 2 outpurs.	
*	FULL ADDER :- For overcome the limitation	of half adder, full adder is used. It is a	
	ALU circuit that perform	s addition of 3 single bits.	
*		on circuit designed to perform subtraction.	
	of two single bits. It co	ntains two inputs and produces two output	
*	FULL GUBTRACTOR: It is a combinghional logic circuit designed to perform		
	subtraction of 3 single bits. It contains A.B. 3 inputs and produces		
	two outputs:		
# Y			
	Conclusion: In this experiment w	re learnt to implement half adder, half	
	subtractor, full subtractor, half subtractor and full adder and		
	full subtractor using 2 half adder and subtractor.		
Vê.		The state of the s	
-			
<u>Sundaram</u>	FOR EDI	JCATIONAL USE	
$\left[V_{nj} \right]$			

