

22/10/23

Exp-5 Adder-Subtractor

Aim:- To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

Components:- IC 7408, IC 7486, IC 7404, IC 7482, Bread Board

Apparatus:- Power Supply, O.P Switch.

Half Adder.	A	B	Sum	Carry
	0	0	0	0
	0	1	1	0
	1	0	1	0
	1	1	0	1


Kmap for Sum

Kmap for Carry

$$\text{Sum} = \bar{A}B + A\bar{B}$$

A \ B	0	1
0	0	1
1	1	0

A \ B	0	1
0	0	0
1	0	1

Full Adder.

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-map for sum.


A \ Bc	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} = A \oplus B \oplus C$$

K-map for carry

A \ Bc	00	01	11	10
0	0	0	0	0
1	0	1	1	1

$$\text{Carry} = AC + AB + BC$$



Half Subtractor:

A	B	Borrow	Difference
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

K-map for difference.

A \ B	0	1
0	0	1
1	1	0


$$\text{Difference} = \bar{A}B + B\bar{A}$$

K-map for borrow

A \ B	0	1
0	0	1
1	1	0

$$\text{Borrow} = \bar{A}B$$

Logic-



Full Subtractor:

A	B	C	Borrow	Difference
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for difference.


A \ BC	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\text{Difference} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} = A \oplus B \oplus C$$


K-map for borrow.

A \ BC	00	01	11	10
0	0	1	1	1
1	1	0	0	0

$$\text{Borrow} = \bar{A}BC + BC + \bar{A}C = \bar{A}(B+C) + BC$$



Full Adder using two half adder.



To Prove:-

$$S = A \oplus B \oplus C$$

$$C_o = AB + BC + CA$$

$$= (A \oplus B)C + A \cdot B$$


$$= (\bar{A}B + B\bar{A})C + A \cdot B$$

$$= \bar{A}BC + B\bar{A}C + AB$$

$$= \bar{A}BC + A[\bar{B}C + B] = \bar{A}BC + A[B + C] =$$

$$= \bar{A}BC + AB + AC = B[\bar{A}C + A] + AC = B[A + C] + AC.$$

Full Subtractor using two half subtractors-



$$D = A \oplus B \oplus C$$

$$B_0 = \bar{A}C + \bar{A}B + BC$$

$$B_0 = (\bar{A}B) \cdot C + \bar{A}B = (\bar{A}\bar{B} + AB) \cdot C + \bar{A}B$$

$$B_0 = \bar{A}\bar{B}C + ABC + \bar{A}B = \bar{A}\bar{B}C + ABC + \bar{A}B(1+C)$$

$$B_0 = \bar{A}\bar{B}C + ABC + \bar{A}B + \bar{A}BC = \bar{A}\bar{B}C + \bar{A}B + BC(A + \bar{A})$$

$$B_0 = \bar{A}\bar{B}C + \bar{A}B + BC = \bar{A}\bar{B}C + \bar{A}B(1+C) + BC$$

$$B_0 = \bar{A}\bar{B}C + \bar{A}B + ABC + BC + \bar{A}C[B + \bar{B}] + \bar{A}B + BC$$

$$B_0 = \bar{A}C + \bar{A}B + BC$$

Full Adder and Full Subtractor using mode control

M	A	B	C	S/D	Carry B_0
0	0	0	0	0	0
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	1	0


BC \ NA	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	0	1	1	0
10	1	0	0	1

$$\begin{aligned}
 S/Q &= A\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}C + A\bar{B}\bar{C} \\
 &= A(\bar{B}\bar{C}) + \bar{A}(B\bar{C}) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

Carry / Bo.


Bc \ MA	00	01	11	10
00	0	0	0	0
01	0	1	0	1
11	1	1	1	1
10	0	1	0	1

$$\begin{aligned}
 \text{Carry / Bo} &= BC + \bar{M}AC + \bar{M}AB + M\bar{A}C + M\bar{A}B \\
 &= BC + C(M \oplus A) + B(M \oplus A) \\
 &= BC + (M \oplus A)(B + C)
 \end{aligned}$$



Half Adder and Half Subtractor.

M	A	B	S/D	Carry/B ₀
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	0	0



B \ MA	00	01	11	10
0	0	1	1	0
1	1	0	0	1

$$S/D = A\bar{B} + \bar{A}B = A \oplus B$$

$$\text{Carry } B_0 = \bar{M}\bar{A}B + M\bar{A}B = B(M \oplus A)$$

B \ MA	00	01	11	10
0	0	0	0	0
1	0	1	0	1

- * HALF ADDER :- ALU design to perform addition of 2 single bits. 2 inputs - 2 outputs.
- * FULL ADDER :- For overcome the limitation of half adder, full adder is used. It is a ALU circuit that performs addition of 3 single bits.
- * HALF SUBTRACTOR :- It is a combination circuit designed to perform subtraction of two single bits. It contains two inputs and produces two output.
- * FULL SUBTRACTOR :- It is a combinational logic circuit designed to perform subtraction of 3 single bits. It contains A, B, 3 inputs and produces two outputs.

Conclusion :- In this experiment we learnt to implement half adder, half subtractor, full subtractor, half subtractor and Full adder and full subtractor using 2 half adder and subtractor.

