


## Ayush Vinod Upadhyay TORS I1-1 60003880131

\$ 11/27


06/11/53	3 O O O O O O O O O O O O O O O O O O O
	Experiment no 8
	common much for all exemption of defends the
5 30 de 8	Aim: To design and implement asynchronous counter using J.K flip-flop for MOD-4 [Up] and MOD-4 [Down]
Marie Cara in	the same as and a first out of the same of the same
	Apparatus: Breadboard, connecting wires, LEO, Board, 5 Volts power supply, function
	Theory:-
	A counter is a device which stores the number of times a particular event or process has occurred often in relationship to a clock signal. In asynchronous counter, we don't use universal clock, only first flop is drawn by main clock and the clock input of rest of the following flip-flop is drawn driven by output of previous flip-flops. It is also called as a rippled counter.  The second of the following flip-flop is drawn driven by the following flip-flop is drawn driven by the following flip-flop is drawn of the following flip-flop is drawn driven by the following flip-flop is drawn of the flip-flop is
	1 2 3 4 5 6 7
	This device (Dual master J-K flip flop), contains & independently positive pulse triggered J-K flip flops with complementary output. The J and K data is processed by the flip flop after a complete clock pulse while the clock is high the J and K inputs are disabled. A low logic level on the
	clear ipput will reset the outputs regardless of the logic states of the other inputs.
Gundaram	FOR EDUCATIONAL USE







## ASYNCHRONOUS COUNTER USING DUAL JK F/F



## ASYNCHRONOUS INVERTED COUNTER USING DUAL JK F/F

