

Team Members:

Raghav Gade – 20CS02003


Ayush Asutkar – 20CS01057

Overall Architecture:


Components	Description
General Purpose Registers (GPRs)	8: R0 – R7
Special Purpose Registers (SPRs)	7: PC, IR, RA, RB, RZ, RM, RY
Memory	RAM: 8 – bit Address Line and 32 – bit Data
Instruction Supported	13

Components:


1) Processor Pipeline – 5 stage pipeline




2) Fetch Unit




3) Memory Unit










4) Processor Memory Interface





5) Instruction Register – internal circuit




6) Control Unit



7) Register File



8) ALU – Internal circuit



9) Stage Counter

