# Project 1: Building Blocks

A Comprehensive Study of Fundamental Digital Circuits

By: Abhishek Sharma, Ayush Jain, Nikunj Agrawal, Gati Goyal

#### Abstract

This document marks the beginning of my ambitious journey to design and implement 108 RTL projects, with a primary focus on SystemVerilog. Each project is meticulously crafted to enhance my understanding of digital circuit design, starting with fundamental building blocks. Through detailed analysis, RTL coding, testbench creation, and practical applications, this comprehensive study aims to establish a strong foundation for more complex digital systems and innovations.

.

# Contents

1	Pro	ject Overview 5
2	Log	ic Gates 5
	2.1	Description
	2.2	RTL Ĉode
	2.3	Processor-Optimized RTL Code
	2.4	Testbench
	2.5	Simulation Results
	2.6	Schematic
	2.7	Advantages
	2.8	Disadvantages
	2.9	Applications
	N # 1	
3	3.1	tiplexers8Description8
	3.2	RTL Code
	3.3	Testbench
	3.4	Advantages
	$3.4 \\ 3.5$	Disadvantages
	3.6	Applications
	5.0	Applications
4	De	coders 11
	4.1	Description
	4.2	RTL Code
	4.3	RTL Code
	4.4	Simulation Results
	4.5	Schematic
	4.6	Advantages
	4.7	Disadvantages
	4.8	Disadvantages
	_	
5		oders 14
	5.1	Description
	5.2	RTL Code
	5.3	Testbench
	5.4	Simulation Results
	5.5	Schematic
	5.6	Advantages
	5.7	Disadvantages
	5.8	Applications
6	D F	lip-Flops 16
	6.1	Description
	6.2	RTL Code
	6.3	Testbench
	6.4	Simulation Results
	6.5	Schematic
	6.6	Advantages
	6.7	Disadvantages
	6.8	Applications
-	m r	
7	T F	lip-Flop         18           7.0.1 Description         18
		7.0.2 RTL Code
		7.0.4 Simulation Results
		1.0.0 penematic

		7.0.6	Advantages	19
		7.0.7	Disadvantages	. 19
		7.0.8	Applications	19
8	JK F	lip-F	op	20
		8.0.1	Description	20
		8.0.2	RTL Code	
		8.0.3	Testbench	
		8.0.4	Simulation Results	
		8.0.5	Schematic	
		8.0.6	Advantages	
		8.0.7	Disadvantages	
		8.0.8	Applications	22
9		'lip-F		22
		9.0.1	Description	
		9.0.2	RTL Code	. 22
		9.0.3	Testbench	23
		9.0.4	Simulation Results	23
		9.0.5	Schematic	
		9.0.6	Advantages	
		9.0.7	Disadvantages	
		9.0.8	Applications	
		9.0.8	Applications	24
10	Magt	or_Sl	ve JK Flip-Flop	25
10	10.1	Dogari	otion	$\frac{25}{25}$
	10.1	DESCII	0.1011	$\frac{25}{25}$
			ode	
	10.3	Testbe	nch	25
	10.4	Simula	tion Results	26
	10.5	Schem	atic	27
	10.6	Advan	ages	. 27
	10.7	Disadv	antages	. 27
	10.8	Proble	antages	. 27
11	Cour	nter		28
	11.1	Descri	otion	28
	11.2	RTL C	ode	28
			$\operatorname{nch}$	
			tion Results	
			atic	
			m tages	
			antages	
	11.6	Аррис	ations	50
19	Cloc	le Dive	don	30
14				
			otion	
			$\operatorname{code}$	
			nch	
			tion Results	
	12.5	$\operatorname{Schem}$	atic	31
	12.6	Freque	ncy Division Explanation	31
		_	$\Sigma_{\mathbf{xplanation}}$	
			Clock Divider Module	
			Frequency Division Calculation	
			tages	
			antages	
			· · ·	
	14.10	аррис	ations	32
19	Half	Addo	r	33
т.	TIGHT	4 Audu		იი

	13.1	Description	;
		RTL Code	;
		Testbench	j
	13.4	Simulation Results	j
	13.5	Schematic	j
	13.6	Advantages	j
	13.7	Disadvantages	Ĺ
	13.8	Applications	Ĺ
14		Adder 34	
		Description	
		RTL Code	
		Testbench	
		Simulation Results	
		Schematic	
		Advantages	
		Disadvantages	
	14.8	Applications	,
1 5	Ualf	f Subtractor 37	7
19		Description	
		RTL Code	
		Testbench	
	15.4		
	15.6	Schematic         38           Advantages         38	
	15.0	Disadvantages	
	15.7	Applications	
	10.0	Disadvantages	,
<b>16</b>	Full	Subtractor 39	)
	16.1	Subtractor Description	)
	16.2	RTL Code	,
	16.3	Testbench	)
	16.4	Testbench	)
	16.5	Schematic	)
	16.6	Advantages	)
	16.6		
	16.6 16.7	Advantages	)

## 1 Project Overview

The "Building Blocks" project consists of fundamental digital circuits including basic logic gates, arithmetic circuits, multiplexers, encoders, decoders, and flip-flops. Each sub-project is documented with its design, simulation results, schematic, advantages, disadvantages, and applications.

# 2 Logic Gates

### 2.1 Description

Logic gates are the basic building blocks of digital circuits. In this section, we implement AND, OR, NOT, NAND, NOR, XOR, and XNOR gates using traditional methods and NAND gates. Using NAND gates is beneficial in processor design as they are universal gates, simplifying the design process.

#### 2.2 RTL Code

Listing 1: Logic Gates RTL Code

```
1 module logic_gates (
      input logic A,
      input logic B,
      output logic AND_out,
      output logic OR_out,
      output logic NOT_out,
      output logic NAND_out,
      output logic NOR_out,
      output logic XOR_out,
      output logic XNOR_out
11 );
      // Traditional implementation
      assign AND_out = A & B;
      assign OR_out = A B;
14
      assign NOT_out = ~A;
      assign NAND_out = ~(A & B);
      assign NOR_out = ~(A B);
      assign XOR_out = A ^ B;
      assign XNOR_out = ~(A ^ B);
20 endmodule
```

## 2.3 Processor-Optimized RTL Code

Listing 2: Logic Gates using NAND Gates RTL Code

```
i module logic_gates_nand (
input logic A,
input logic B,

output logic AND_out,

output logic OR_out,

output logic NOT_out,

output logic NAND_out,

output logic NOR_out,

output logic XOR_out,

output logic XOR_out,

output logic XNOR_out,

// NAND gate
```

```
assign NAND_out = ~(A & B);
13
      // NOT gate using NAND
      assign NOT_out = ~(A & A);
16
      // AND gate using NAND
      assign AND_out = ~(~(A & B) & ~(A & B));
19
20
      // OR gate using NAND \,
21
      assign OR_out = ~(~A & ~B);
23
        // XOR using NAND gates
24
      assign n1 = (A \& B);
      assign n2 = ~(A & n1);
      assign n3 = ~(B & n1);
      assign XOR_out = ~(n2 & n3);
28
      // XNOR using NAND gates
      assign XNOR_out = ~(XOR_out);
32 endmodule
```

#### 2.4 Testbench

Listing 3: Logic Gates Testbench

```
nodule test_logic_gates;
      logic A, B;
      logic AND_out, OR_out, NOT_out, NAND_out, NOR_out, XOR_out,
         XNOR_out;
      logic_gates uut (
6
          .A(A),
          .B(B),
          .AND_out(AND_out),
          .OR_out(OR_out),
          .NOT_out(NOT_out),
10
          .NAND_out(NAND_out),
11
          .NOR_out(NOR_out),
12
          .XOR_out(XOR_out),
13
          .XNOR_out(XNOR_out)
14
      );
15
16
      initial begin
          // Test vectors
18
          A = 0; B = 0;
19
          #10 A = 0; B = 1;
          #10 A = 1; B = 0;
          #10 A = 1; B = 1;
22
          #10 $stop;
      end
25 endmodule
```



Figure 1: Simulation results of the logic gates

### 2.6 Schematic

### 2.7 Advantages

- Simple design and easy to understand.
- Fundamental building blocks for more complex circuits.
- Using NAND gates makes the design flexible and universal for processors.

## 2.8 Disadvantages

- More gates are needed to implement complex functions.
- Increased power consumption and delay due to additional gates.

# 2.9 Applications

- Basic digital circuits and systems.
- Used in arithmetic circuits and data processing.




Figure 2: Schematic of the logic gates

# 3 Multiplexers

### 3.1 Description

Multiplexers are combinational circuits that select binary information from multiple input lines and direct it to a single output line.

#### 3.2 RTL Code

Listing 4: 4-to-1 Multiplexer RTL Code

Listing 5: 4-to-1 Multiplexer Testbench

```
nodule test_multiplexer_4to1;
logic [3:0] in;
```




Figure 3: Schematic of the logic gates using NAND

```
logic [1:0] sel;
      logic out;
      multiplexer_4to1 uut (
           .in(in),
           .sel(sel),
           .out(out)
9
      );
10
11
      initial begin
          // Test vectors
          in = 4'b1010;
           sel = 2'b00;
           #10 sel = 2'b01;
16
           #10 sel = 2'b10;
17
           #10 sel = 2'b11;
           #10 $stop;
      end
20
21 endmodule
```

## 3.4 Advantages

- Efficiently selects one of several input signals.
- Reduces the number of data lines needed.

## 3.5 Disadvantages

- Limited to the number of input lines it can handle.
- Increased complexity for larger multiplexers.

# 3.6 Applications

- Data routing.
- Signal multiplexing.
- Digital communication systems.




Figure 4: Simulation results of the 4-to-1 multiplexer




Figure 5: Schematic of the 4-to-1 multiplexer

### 4 Decoders

### 4.1 Description

Decoders are combinational circuits used for converting data between different forms. Encoders reduce the number of lines by converting them into a binary code, whereas decoders perform the reverse operation.

#### 4.2 RTL Code

Listing 6: 3-to-8 Decoder RTL Code

```
1 module decoder_3to8 (
      input logic [2:0] in,
      output logic [7:0] out
4 );
      always_comb begin
          out = 8'b00000000;
          case (in)
               3'b000: out[0] = 1;
              3'b001: out[1] = 1;
9
               3'b010: out[2] = 1;
               3'b011: out[3] = 1;
11
              3'b100: out[4] = 1;
              3'b101: out[5] = 1;
              3'b110: out[6] = 1;
14
              3'b111: out[7] = 1;
          endcase
      end
17
18 endmodule
```

Listing 7: 3-to-8 Decoder Testbench

```
1 module test_decoder_3to8;
      logic [2:0] in;
      logic [7:0] out;
      decoder_3to8 uut (
           .in(in),
           .out(out)
      );
      initial begin
10
           // Test vectors
11
           in = 3,0000;
           #10 in = 3'b001;
13
           #10 in = 3'b010;
           #10 in = 3'b011;
15
           #10 in = 3'b100;
16
           #10 in = 3'b101;
           #10 in = 3'b110;
           #10 in = 3'b111;
19
           #10 $stop;
20
      end
21
_{22} endmodule
```




Figure 6: Simulation results of the 3-to-8 decoder

### 4.5 Schematic




Figure 7: Schematic of the 3-to-8 decoder

## 4.6 Advantages

- Simplifies the selection of specific lines from many.
- Converts binary data to one-hot encoding.

### 4.7 Disadvantages

- $\bullet$  Complexity increases with the number of input lines.
- $\bullet$  Power consumption and delay can be higher for larger decoders.

# 4.8 Applications

- Memory address decoding.
- Data multiplexing and demultiplexing.
- $\bullet$  Binary to one-hot conversion.

Created By Teath Alpha

### 5 Encoders

### 5.1 Description

Encoders and decoders are combinational circuits used for converting data between different forms. Encoders reduce the number of lines by converting them into a binary code, whereas decoders perform the reverse operation.

#### 5.2 RTL Code

```
Listing 8: 8-to-3 Encoder RTL Code
1 module encoder_8_to_3 (
      input logic [7:0] in, // 8 input lines
      output logic [2:0] out // 3 output lines
<sub>4</sub> );
      always_comb begin
5
          case (in)
6
               8'b00000001: out = 3'b000;
               8'b00000010: out = 3'b001;
               8'b00000100: out = 3'b010;
               8'b00001000: out = 3'b011;
               8'b00010000: out = 3'b100;
               8'b00100000: out = 3'b101;
12
               8'b01000000: out = 3'b110;
               8'b10000000: out = 3'b111;
14
               default: out = 3'bxxx; // Invalid input
           endcase
      end
18 endmodule
```

Listing 9: 8-to-3 Encoder Testbench

```
nodule test_encoder_8_to_3;
      logic [7:0] in;
      logic [2:0] out;
      encoder_8_to_3 uut (
          .in(in).
          .out(out)
      );
      initial begin
          // Test all possible inputs
          in = 8'b0000001; #10;
12
          $display("Input: %b, Output: %b", in, out);
          in = 8'b00000010; #10;
          $display("Input: %b, Output: %b", in, out);
16
          in = 8, b00000100; #10;
          $display("Input: %b, Output: %b", in, out);
          in = 8'b00001000; #10;
21
          $display("Input: %b, Output: %b", in, out);
```

```
in = 8'b00010000; #10;
sdisplay("Input: %b, Output: %b", in, out);
in = 8'b00100000; #10;
sdisplay("Input: %b, Output: %b", in, out);

in = 8'b01000000; #10;
sdisplay("Input: %b, Output: %b", in, out);

in = 8'b10000000; #10;
sdisplay("Input: %b, Output: %b", in, out);

stop;
stop;
end
sendmodule
```




Figure 8: Simulation results of the 8-to-3 encoder

#### 5.5 Schematic

### 5.6 Advantages

- Reduces the number of data lines required for communication.
- Simplifies the design of digital circuits by converting multiple input lines into a smaller number of output lines.

### 5.7 Disadvantages

- Limited to one active input at a time; if multiple inputs are active, it results in invalid output.
- Requires additional logic to handle invalid states or multiple active inputs.




Figure 9: Schematic of the 8-to-3 encoder

#### **Applications** 5.8

- Data compression and transmission.
- Multiplexing data from multiple sources. Created By Team Moh?
- Address decoding in memory systems.

#### D Flip-Flops 6

#### 6.1 Description

Flip-flops are fundamental building blocks for sequential circuits. They are used for storing binary data and for synchronization purposes in digital systems.

#### 6.2 RTL Code

Listing 10: D Flip-Flop RTL Code

```
1 module d_flip_flop (
      input logic D,
      input logic clk,
      output logic Q
<sub>5</sub> );
      always_ff @(posedge clk) begin
           Q \le D;
      end
9 endmodule
```

Listing 11: D Flip-Flop Testbench

```
1 module test_d_flip_flop;
     logic D, clk;
     logic Q;
```

```
d_flip_flop uut (
           .D(D),
           .clk(clk),
            .Q(Q)
       );
9
10
       initial begin
11
           // Initialize clock
12
           clk = 0;
           forever #5 clk = ~clk;
14
       end
16
       initial begin
17
           // Test vectors
18
           D = 0;
19
           #10 D = 1;
20
           #10 D = 0;
           #10 D = 1;
22
           #10 $stop;
23
24
       end
25 endmodule
```




Figure 10: Simulation results of the D flip-flop

The "don't care" or "X" state in the first cycle of my simulation is because the output Q of my d\_flip\_flop module is not explicitly initialized to a known state before the first clock edge occurs. In digital simulations, registers (such as Q) start in an unknown state unless they are explicitly initialized.

To ensure that Q starts in a known state, we can modify the testbench to include an explicit reset or initialization step. Explicit Initialization: Adding Q = 0; ensures that Q is set to a known state (0 in this case) before the clock starts toggling. This prevents the initial "don't care" state.

Simulation Behavior: With this initialization, the simulation will now have Q starting from 0. Subsequent clock edges will update Q based on the value of D.




Figure 11: Schematic of the D flip-flop

#### 6.5 Schematic

### 6.6 Advantages

- Simple and efficient data storage.
- Used in shift registers, counters, and memory devices.

### 6.7 Disadvantages

- Limited to storing one bit of data.
- Power consumption and delay increase with additional flip-flops.

## 6.8 Applications

- Data storage and transfer.
- Synchronization in digital systems.
- Timing and control circuits.

# 7 T Flip-Flop

#### 7.0.1 Description

A T flip-flop toggles its output on each rising edge of the clock if the T input is high.

#### 7.0.2 RTL Code

Listing 12: T Flip-Flop RTL Code

```
module t_flip_flop(
input logic T,
input logic clk,
input logic rst, // Add reset signal
output logic Q

;;
always_ff @(posedge clk or posedge rst) begin
if (rst)
Q <= 0; // Initialize Q to 0 on reset</pre>
```

#### 7.0.3 Testbench

Listing 13: T Flip-Flop Testbench

```
1 module t_flip_flop_tb;
      logic T, clk, rst;
      logic Q;
       t_flip_flop uut (
          .T(T),
          .clk(clk),
          .rst(rst), // Connect reset signal
          .Q(Q)
      );
9
10
  initial begin
11
          // Initialize clock
          clk = 0;
13
          forever #5 clk = ~clk;
14
      end
16
      initial begin
17
          // Initialize reset and apply it initially
18
          rst = 1;
19
          #10 rst = 0;
21
          // Test vectors
22
          T = 0;
          #10 T = 1;
          #10 T = 0;
25
          #10 T = 1;
          #10 $stop;
      end
29 endmodule
```

#### 7.0.4 Simulation Results

#### 7.0.5 Schematic

#### 7.0.6 Advantages

- Simplifies the design of counters.
- Can be used in frequency division applications.

#### 7.0.7 Disadvantages

• May require additional logic to handle reset conditions.

#### 7.0.8 Applications

- Counters.
- Frequency dividers.




Figure 12: Simulation results of the T flip-flop




Figure 13: Schematic of the T flip-flop

# 8 JK Flip-Flop

#### 8.0.1 Description

A JK flip-flop operates based on the combination of J and K inputs, allowing set, reset, and toggle operations.

#### 8.0.2 RTL Code

Listing 14: JK Flip-Flop RTL Code

```
module jk_flip_flop (
input logic J,
input logic K,
input logic clk,
output logic Q

input logic X,
input logic Q

input logic X,
input logic Q

input logic X,
input logic Q

input logic X,
input logic Q

input logic Q

input logic X,
input logic Q

input logic Q

input logic X,
input logic Q

input logic X,
input logic Q

input
```

#### 8.0.3 Testbench

Listing 15: JK Flip-Flop Testbench

```
nodule test_jk_flip_flop;
      logic J, K, clk;
      logic Q;
      jk_flip_flop uut (
          .J(J),
6
          .K(K),
           .clk(clk),
8
           Q(Q)
9
      );
10
11
      initial begin
12
          // Initialize clock
13
          clk = 0;
14
          forever #5 clk = ~clk;
15
16
      end
17
     initial begin
18
         // Test vectors
          J = 0; K = 0;
20
          #10 J = 1; K = 0;
21
          #10 J = 0; K = 1;
22
          #10 J = 1; K = 1;
          #10 $stop;
24
      end
25
26 endmodule
```

#### 8.0.4 Simulation Results




Figure 14: Simulation results of the JK flip-flop




Figure 15: Schematic of the JK flip-flop

#### 8.0.5 Schematic

#### 8.0.6 Advantages

- Versatile and can perform set, reset, and toggle operations.
- Can be used in a wide range of applications due to its flexibility.

#### 8.0.7 Disadvantages

- More complex than D and T flip-flops.
- May require additional circuitry to prevent invalid states.

#### 8.0.8 Applications

- Counters.
- Shift registers.
- Control circuits.

# 9 SR Flip-Flop

#### 9.0.1 Description

An SR flip-flop sets or resets its output based on the set (S) and reset (R) inputs.

#### 9.0.2 RTL Code

Listing 16: SR Flip-Flop RTL Code

```
1 module sr_flip_flop (
2     input logic S,
3     input logic R,
4     input logic clk,
```

```
output logic Q
5
6 );
      always_ff @(posedge clk) begin
          if (S && ~R)
               Q <= 1;
                                       // Set
9
          else if (~S && R)
                                       // Reset
               Q \ll 0;
11
           else if (S && R)
12
               Q <= 1'bx;
                                       // Invalid state
13
      end
15 endmodule
```

#### 9.0.3 Testbench

Listing 17: SR Flip-Flop Testbench

```
1 module test_sr_flip_flop;
      logic S, R, clk;
      logic Q;
      sr_flip_flop uut (
           .S(S),
           .R(R),
           .clk(clk),
           .Q(Q)
9
      );
10
11
      initial begin
12
           // Initialize clock
13
           clk = 0;
           forever #5 clk = ~clk;
15
      end
16
      initial begin
18
           // Test vectors
19
           S = 0; R = 0;
20
           #10 S = 1; R = 0;
           #10 S = 0; R = 1;
           #10 S = 1; R = 1;
23
           #10 $stop;
24
      end
26 endmodule
```

#### 9.0.4 Simulation Results

The "don't care" or "X" state for Q when S=0 and R=0, as well as when S=1 and R=1, is because these conditions are not well-defined for a basic SR flip-flop. In a typical SR flip-flop:

- When S = 0 and R = 0, Q retains its previous state.
- When S = 1 and R = 0, Q is set to 1.
- When S = 0 and R = 1, Q is reset to 0.
- When S = 1 and R = 1, Q is set to an invalid state, which we can define as a specific state if needed (e.g., setting it to 'x).




Figure 16: Simulation results of the SR flip-flop




Figure 17: Schematic of the SR flip-flop

#### 9.0.5 Schematic

#### 9.0.6 Advantages

- Simple design and easy to understand.
- $\bullet$  Useful for basic set and reset operations.

#### 9.0.7 Disadvantages

- Invalid state when both set and reset inputs are high.
- $\bullet$  Limited flexibility compared to other flip-flops.

#### 9.0.8 Applications

- $\bullet\,$  Simple control circuits.
- Basic memory elements.

## 10 Master-Slave JK Flip-Flop

### 10.1 Description

The Master-Slave JK flip-flop is an improved version of the standard JK flip-flop. It is designed to eliminate problems such as glitches and race conditions that can occur in the standard JK flip-flop. The master-slave configuration consists of two flip-flops connected in series: the master flip-flop captures the input state on the rising edge of the clock, and the slave flip-flop captures the output of the master on the falling edge of the clock. This arrangement ensures that the flip-flop changes state only once per clock cycle and is less prone to timing issues.

#### 10.2 RTL Code

Listing 18: Master-Slave JK Flip-Flop RTL Code

```
nodule master_slave_jk_flip_flop (
      input logic J,
      input logic K,
      input logic clk,
      input logic reset, // Optional: for synchronous reset
      output logic Q
7 );
      logic Q_master, Q_slave;
      // Master flip-flop
      always_ff @(posedge clk or posedge reset) begin
11
          if (reset)
               Q_master <= 0;
                               // Reset master Q to 0
13
          else if (J && ~K)
               Q_master <= 1;
                               // Set
          else if (~J && K)
                               // Reset
               Q_master <= 0;
17
          else if (J && K)
18
               Q_master <= ~Q_master; // Toggle
19
      end
21
      // Slave flip-flop
22
      always_ff @(negedge clk or posedge reset) begin
          if (reset)
               Q_slave \leftarrow 0; // Reset slave Q to 0
25
          else
26
               Q_slave <= Q_master; // Capture output from master
      end
29
      assign Q = Q_slave;
31 endmodule
```

Listing 19: Master-Slave JK Flip-Flop Testbench

```
.K(K),
          .clk(clk),
          .reset(reset),
          .Q(Q)
10
      );
11
12
      // Generate clock signal
13
      initial begin
14
          clk = 0;
15
          forever #5 clk = ~clk; // 10ns clock period
      end
17
18
      // Testbench procedure
19
      initial begin
          // Initialize inputs
21
          J = 0; K = 0;
22
          reset = 1;
23
          #10 reset = 0; // Release reset after 10ns
          // Apply test vectors
          J = 1; K = 0; // Set state
          #20;
          J = 0; K = 1; // Reset state
29
          #20;
30
          J = 1; K = 1; // Toggle state
          #20;
33
          $stop; // Stop simulation
34
      end
36 endmodule
```




Figure 18: Simulation results of the Master-Slave JK flip-flop




Figure 19: Schematic of the Master-Slave JK flip-flop

#### 10.5 Schematic

### 10.6 Advantages

- Eliminates Glitches: The master-slave configuration prevents glitches that can occur in standard JK flip-flops due to simultaneous changes in J and K inputs.
- Reduces Race Conditions: By using separate master and slave stages, the master-slave JK flip-flop avoids race conditions that occur in a single JK flip-flop.
- Stable Output: The output changes only once per clock cycle, ensuring stable operation.

## 10.7 Disadvantages

- Complex Design: The master-slave configuration adds complexity compared to a standard JK flip-flop.
- Increased Propagation Delay: The additional stage can increase the propagation delay compared to simpler flip-flops.

## 10.8 Problems with Standard Flip-Flops

- JK Flip-Flop:
  - Glitches: Unpredictable changes in output when both J and K inputs are active during a clock transition.
  - Race Conditions: Occur when timing issues cause the output to become unstable or incorrect.
- D Flip-Flop:
  - Metastability: Can occur if the data input changes close to the clock edge, leading to unstable output.
- T Flip-Flop:
  - Glitches: Similar to the JK flip-flop, toggling can cause glitches if the T input changes around the clock edge.

- SR Flip-Flop:
  - Invalid State: When both set and reset inputs are high, the output becomes indeterminate, leading to unpredictable behavior.

### 11 Counter

### 11.1 Description

Counters are sequential circuits used to count the number of occurrences of an event. They can be used for various applications, including event counting and frequency division.

#### 11.2 RTL Code

Listing 20: 4-bit Counter RTL Code

```
module counter_4bit (
input logic clk,
input logic reset,
output logic [3:0] count

);
always_ff @(posedge clk or posedge reset) begin
if (reset)
count <= 4'b0000;
else
count <= count + 1;
end
endmodule</pre>
```

Listing 21: 4-bit Counter Testbench

```
nodule test_counter_4bit;
      logic clk, reset;
      logic [3:0] count;
      counter_4bit uut (
           .clk(clk),
           .reset(reset),
           .count(count)
      );
9
10
      initial begin
           // Initialize clock
           clk = 0;
           forever #5 clk = ~clk;
14
      \quad \text{end} \quad
15
16
      initial begin
           // Test vectors
           reset = 1; #10; // Reset counter
19
           reset = 0;
20
           \#100 $stop; // Run simulation for 100 time units
22
23 endmodule
```




Figure 20: Simulation results of the 4-bit counter

### 11.5 Schematic




Figure 21: Schematic of the 4-bit counter

### 11.6 Advantages

- Simple design for counting events or cycles.
- Can be easily extended to count higher values by increasing bit width.

### 11.7 Disadvantages

- Limited by the bit width; overflow occurs if the count exceeds the maximum value.
- Ripple counters can have propagation delays.

### 11.8 Applications

- Digital clocks.
- Event counting.
- Frequency division.

### 12 Clock Divider

### 12.1 Description

A clock divider is a sequential circuit used to reduce the frequency of an input clock signal. It generates a slower clock signal by counting the number of input clock cycles and toggling the output clock signal accordingly. The division factor determines how much the frequency is reduced.

#### 12.2 RTL Code

Listing 22: Clock Divider RTL Code

```
1 module clock_divider (
      input logic clk_in,
       input logic reset,
      output logic clk_out
5 );
      logic [31:0] counter;
6
       parameter DIVISOR = 25; // Define the division factor
       always_ff @(posedge clk_in or posedge reset) begin
           if (reset) begin
                counter <= 0;</pre>
                clk_out <= 0;</pre>
           end else begin
13
                if (counter == (DIVISOR/2 - 1)) begin
14
                    counter <= 0;</pre>
                    clk_out <= ~clk_out;</pre>
                end else begin
17
                    counter <= counter + 1;</pre>
18
                end
19
           end
       end
22 endmodule
```

Listing 23: Clock Divider Testbench

```
initial begin
           // Initialize clock
           clk_in = 0;
           forever #1 clk_in = ~clk_in; // 2 time units per clock cycle
      end
15
      initial begin
17
           // Test vectors
18
          reset = 1; #10; // Reset clock divider
19
          reset = 0:
           #200 $stop; // Run simulation for 200 time units
21
      end
22
_{23} endmodule
```




Figure 22: Simulation results of the clock divider

#### 12.5 Schematic

## 12.6 Frequency Division Explanation

To divide the input clock frequency by a factor of 25, the 'DIVISOR' parameter in the 'clock<sub>d</sub>ivider' module is set to 25. The contribution of the input clock frequency.

1'. This results in an output clock frequency that is  $\frac{1}{25}$  of the input clock frequency.

## 12.7 Code Explanation

### 12.7.1 Clock Divider Module

The 'clock<sub>d</sub> ivider' module works as follows:

Inputs and Outputs: It has an input clock ('clk<sub>i</sub>n'), are set signal ('reset'), and an output clock ('clk<sub>o</sub>ut'). Counter: A32-bit counter keep strack of the number of input clock cycles. The parameter 'DIVISOR' sets the threshold for the counter keep strack of the number of input clock cycles.

Reset Logic: When the 'reset' signal is high, the counter and 'clk<sub>o</sub>ut'areresettozero. Counter Increment and Output Oneveryrisingedgeof' clk<sub>i</sub>n', the counterincrements. When the counterreaches' DIVISOR/2-1', it resets to zero and toggle

#### 12.7.2 Frequency Division Calculation

The output frequency is determined by the 'DIVISOR' parameter. Specifically:




Figure 23: Schematic of the clock divider

- The 'DIVISOR' parameter sets how much the input clock frequency is divided. For example, setting 'DIVISOR' to 25 will divide the input frequency by 25.
- The counter toggles 'clk<sub>o</sub>ut'when it reaches' DIVISOR/2-1'because the counter counts from 0 to 'DIVISOR/2-1'. This produces an output clock frequency that is  $\frac{1}{\text{DIVISOR}}$  of the input clock frequency.

To adjust the division factor:

- To divide by 10, set 'DIVISOR' to 10. This will produce an output clock frequency that is  $\frac{1}{10}$  of the input clock frequency.
- To divide by 35, set 'DIVISOR' to 35. This will produce an output clock frequency that is  $\frac{1}{35}$  of the input clock frequency.

### 12.8 Advantages

- Reduces the frequency of a clock signal, useful for timing control.
- Simple implementation with counters.

### 12.9 Disadvantages

- Fixed division ratio; flexibility requires additional logic.
- May introduce delays in the clock signal.

## 12.10 Applications

- Frequency scaling for different parts of a circuit.
- $\bullet$  Timing generation in communication protocols.
- Power management in digital systems.

### 13 Half Adder

### 13.1 Description

A half adder is a combinational circuit that adds two single-bit binary numbers and produces a sum and a carry-out.

### 13.2 RTL Code

Listing 24: Half Adder RTL Code

```
module half_adder (
input logic A,
input logic B,
output logic Sum,
output logic Carry
);
assign Sum = A ^ B; // XOR for Sum
assign Carry = A & B; // AND for Carry
endmodule
```

#### 13.3 Testbench

Listing 25: Half Adder Testbench

```
n module test_half_adder;
      logic A, B;
      logic Sum, Carry;
      half_adder uut (
          .A(A),
          .B(B),
           .Sum(Sum),
           .Carry(Carry)
9
      );
10
11
      initial begin
12
          // Test vectors
          A = 0; B = 0;
          #10 A = 0; B = 1;
          #10 A = 1; B = 0;
16
          #10 A = 1; B = 1;
17
          #10 $stop;
      end
20 endmodule
```

#### 13.4 Simulation Results

### 13.5 Schematic

### 13.6 Advantages

- Simple design and easy to implement.
- Fast operation due to minimal gate delay.




Figure 24: Simulation results of the halfAdder

### 13.7 Disadvantages

- Can only add two single-bit numbers.
- No provision for carry-in, limiting its use in multi-bit addition.

### 13.8 Applications

- Basic arithmetic operations in digital circuits.
- Component in more complex adder circuits like full adders.

# 14 Full Adder

## 14.1 Description

A full adder is a combinational circuit that adds three single-bit binary numbers (two operands and a carry-in) and produces a sum and a carry-out.

### 14.2 RTL Code

Listing 26: Full Adder RTL Code

```
i module full_adder (
input logic A,
input logic B,
input logic Cin,
output logic Sum,
output logic Cout

);
assign Sum = A ^ B ^ Cin; // XOR for Sum
assign Cout = (A & B) (Cin & (A ^ B)); // AND-OR for Carry
endmodule
```




Figure 25: Schematic of half adder

Listing 27: Full Adder Testbench

```
nodule test_full_adder;
      logic A, B, Cin;
      logic Sum, Cout;
      full_adder uut (
           .A(A),
6
          .B(B),
          .Cin(Cin),
          .Sum(Sum),
          .Cout(Cout)
10
      );
      initial begin
13
          // Test vectors
14
          A = 0; B = 0; Cin = 0;
          #10 A = 0; B = 1; Cin = 0;
          #10 A = 1; B = 0; Cin = 0;
          #10 A = 1; B = 1; Cin = 0;
          #10 A = 0; B = 0; Cin = 1;
19
          #10 A = 0; B = 1; Cin = 1;
          #10 A = 1; B = 0; Cin = 1;
21
          #10 A = 1; B = 1; Cin = 1;
22
          #10 $stop;
23
      end
_{25} endmodule
```




Figure 26: Simulation results of the Full Adder




Figure 27: Schematic of adder Subtractor

### 14.5 Schematic

### 14.6 Advantages

- $\bullet\,$  Can add three single-bit numbers, including a carry-in.
- $\bullet$  Essential building block for constructing multi-bit adders.

### 14.7 Disadvantages

- Slightly more complex than a half adder.
- Increased gate delay compared to a half adder.

### 14.8 Applications

- Multi-bit binary addition.
- Arithmetic logic units (ALUs).
- Digital signal processing.

### 15 Half Subtractor

### 15.1 Description

A half subtractor is a combinational circuit that subtracts two single-bit binary numbers and produces a difference and a borrow-out.

#### 15.2 RTL Code

Listing 28: Half Subtractor RTL Code

```
module half_subtractor (
input logic A,
input logic B,
output logic Diff,
output logic Borrow

);
assign Diff = A ^ B;
assign Borrow = ~A & B;
endmodule
// XOR for Difference
```

Listing 29: Half Subtractor Testbench

```
1 module test_half_subtractor;
      logic A, B;
      logic Diff, Borrow;
      half_subtractor uut (
           .A(A),
           .B(B),
           .Diff(Diff),
           .Borrow(Borrow)
9
      );
10
      initial begin
          // Test vectors
          A = 0; B = 0;
          #10 A = 0; B = 1;
15
          #10 A = 1; B = 0;
16
          #10 A = 1; B = 1;
17
          #10 $stop;
      end
20 endmodule
```




Figure 28: Simulation results of the half subtractor

### 15.5 Schematic




Figure 29: Schematic of half Subtractor

# 15.6 Advantages

- Simple design for basic subtraction operations.
- Fast operation due to minimal gate delay.

### 15.7 Disadvantages

- Can only subtract two single-bit numbers.
- No provision for borrow-in, limiting its use in multi-bit subtraction.

### 15.8 Applications

- Basic arithmetic operations in digital circuits.
- Component in more complex subtractor circuits like full subtractors.

### 16 Full Subtractor

### 16.1 Description

A full subtractor is a combinational circuit that subtracts three single-bit binary numbers (two operands and a borrow-in) and produces a difference and a borrow-out.

#### 16.2 RTL Code

Listing 30: Full Subtractor RTL Code

```
i module full_subtractor (
input logic A,
input logic B,
input logic Bin,
output logic Diff,
output logic Bout

);
s assign Diff = A ^ B ^ Bin; // XOR for Difference
s assign Bout = (~A & B) (Bin & (~A ^ B)); // AND-OR for Borrow
endmodule
```

Listing 31: Full Subtractor Testbench

```
nodule test_full_subtractor;
      logic A, B, Bin;
      logic Diff, Bout;
3
      full_subtractor uut (
          .A(A),
          .B(B),
          .Bin(Bin),
          .Diff(Diff),
          .Bout(Bout)
10
      );
11
      initial begin
13
          // Test vectors
          A = 0; B = 0; Bin = 0;
15
          #10 A = 0; B = 1; Bin = 0;
```

```
#10 A = 1; B = 0; Bin = 1; Bin
```




Figure 30: Simulation results of the Full Subtractor

#### 16.5 Schematic

# 16.6 Advantages

- Can subtract three single-bit numbers, including a borrow-in.
- Essential building block for constructing multi-bit subtractors.

# 16.7 Disadvantages

- Slightly more complex than a half subtractor.
- Increased gate delay compared to a half subtractor.

## 16.8 Applications

- Multi-bit binary subtraction.
- Arithmetic logic units (ALUs).
- Digital signal processing.




Figure 31: Schematic of Full Subtractor