

UNIT-2

PRIYANICA GOEL
DEPT OF CSE


Carry Look Ahead Adders

- * CPU performs arithmetic operations such as addition, subtraction, division & multiplication
- * Among these, addition & subtraction are basic operations & multiplication and division are repeated addition & subtraction respectively
- * Adder ckt's are used to perform these basic operations
- * Some adder ckt's are — HA, FA, Ripple Carry Adder and CLA

About CLA

- * fastest adder circuit
- * reduces propagation delay (during addition)
- * uses more complex h/w ckt
- * designing by transforming ripple carry Adder ckt such that carry logic of adder is changed to two-level logic

4-bit Ripple Carry Adder



- * To produce final steady state results, carry must propagate through all states.
- * This increases carry propagation delay of ckpt
- * Propagation delay of adder is calculated as -
" propagation delay of each gate * no. of stages in ckpt"
- * For computation of a large no. of bits, more stages have to be added

TT of Look Ahead Adder

A	B	C_i	Carry
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1 → $C_i \text{ is } 1$
1	0	0	0 → $C_i \text{ is } 1$
1	0	1	1
1	1	0	1 → $A, B \text{ are } 1 \quad C_i \text{ is dont care}$
1	1	1	1 → $A, B \text{ are } 1$

\hookrightarrow known as carry generation stage


$A, B \rightarrow X \rightarrow$ carry propagation stage

$$C_0 = A \cdot B + (A \oplus B)C_0$$

Put $i=0, 1, 2, 3$

$$\begin{aligned}
 C_1 &= C_0(A_0 \oplus B_0) + A_0 B_0 \\
 C_2 &= C_1(A_1 \oplus B_1) + A_1 B_1 \\
 C_3 &= C_2(A_2 \oplus B_2) + A_2 B_2 \\
 C_4 &= C_3(A_3 \oplus B_3) + A_3 B_3
 \end{aligned}$$

$$C_{i+1} = A_i B_i + C_i(A_i \oplus B_i) \quad \text{--- (1)}$$



Eqn shows that carry-in of any stage full adder depends only on-

- a) Bits being added in previous stages
- b) Carry bit which was provided in the beginning

Advantages

- * It generates carry-in for each full adder simultaneously
- * It generates & reduces propagation delay
- * Fastest adder

Disadvantages

- * Complex hardware
- * Costlier
- * Gets more complicated as no. of bits are increased
- *

$$G_i = A_i B_i \quad (\text{Carry generator}) \quad (2)$$

$$P_i = A_i \oplus B_i \quad (\text{Carry propagator}) \quad (3)$$

$$\text{Sum} = A_i \oplus B_i \oplus G_i$$

$$= P_i \oplus C_i \quad (4)$$

$$\text{Carry}_{i+1} = G_i + P_i C_i \quad (5)$$

Substituting $i = 0, 1, 2, 3$

Carry bits C_1, C_2, C_3 & C_4 can be calculated as—

$$C_1 = C_0 P_0 + G_{10}$$


$$C_2 = C_1 P_1 + G_{11} = [(C_0 P_0 + G_{10}) P_1 + G_{11}] P_2 + G_{12}$$

$$C_3 = C_2 P_2 + G_{13} = [(C_0 P_0 + G_{10}) P_1 + G_{11}] P_2 + G_{13}$$

$$C_4 = C_3 P_3 + G_{13}$$

$$= [(C_0 P_0 + G_{10}) P_1 + G_{11}] P_2 P_3 + G_{13}$$

Thus it can be observed that C_{i+1} depends only on the carry C_i & not on intermediate carry bits



8. Addition and Subtraction with Signed Magnitude Data

- * The magnitude of the two numbers can be designated by A and B.
- * When the signed numbers are added or subtracted, there are eight different conditions to consider, depending on the sign of numbers and the operation performed.

Operation	Add	Subtract Magnitudes		
	Magnitude	When $A > B$	When $A < B$	When $A = B$
$(+A) + (+B)$	$+ (A+B)$			
$(+A) + (-B)$		$+ (A-B)$	$-(B-A)$	$+(A-B)$
$(-A) + (+B)$		$- (A-B)$	$+(B-A)$	$+(A-B)$
$(-A) + (-B)$	$-(A+B)$			
$(+A) - (+B)$		$+ (A-B)$	$-(B-A)$	$+(A-B)$
$(+A) - (-B)$	$+ (A+B)$			
$(-A) - (+B)$	$-(A+B)$			
$(-A) - (-B)$		$-(A-B)$	$+(B-A)$	$+(A-B)$

showing actual
operation to be
performed with the
magnitude of numbers

→ last column
is needed to
prevent a
zero

Addition Algorithm : * When the signs of A and B are identical, add the two magnitudes and attach the sign of A to the result.



- * When the signs of A and B are different, compare the magnitudes and subtract the smaller number from the larger. Choose the sign of the result to be the same as A if $A > B$ or the complement of the sign of A if $A < B$.
- * If the two magnitudes are equal, subtract B from A and make the sign of the result positive.

e.g. $(+5) + (+7) = +(5+7) = +(12)$
 $(+5) + (-2) = +(5-2) = +(3)$
 $(+5) + (-7) = -(7-5) = -(2)$
 $(+5) + (-5) = +(5-5) = +0$
 $(-5) + (-2) = -(5+2) = -(7)$


Subtraction Algorithm :- * When the signs of A and B are identical, compare the magnitudes and subtract the smaller number from the larger. Choose the sign of the result to be the same as that of larger number A if $A > B$ or the complement of sign of A if $A < B$.
* When the signs of A and B are different, add the two magnitudes and attach the sign of A to the result.

- * If the two magnitudes are equal, subtract B from A and make the sign of the result positive.

e.g. $(+5) - (+7) = -(7-5) = -2$
 $(-5) - (-7) = +(7-5) = 2$
 $(+5) - (-7) = +(5+7) = +(12)$
 $(-5) - (+7) = -(5+7) = -(12)$
 $(+5) - (+5) = +(5-5) = +0$
 $(-5) - (-5) = +(5-5) = +0$


8.1. Hardware Implementation

- * Let A and B be two registers that hold the magnitudes of the numbers and As and Bs be two flip-flops that hold the corresponding signs.
- * The result of the operation may be transferred to a third register — if the result is transferred into A and As then a saving is achieved. Thus, A and As together form an accumulator register.



- * The mode control M decides whether value of B is given to parallel adder or its complement.
- * When $M=0$, output of B is transferred to the adder and the input carry is 0 (\because The M signal is also applied to the input carry of the adder). In this case, output of adder is equal to the sum $A+B$.
- * When $M=1$, 1's complement of B is applied to the adder, the input carry is 1 and the output is $A+B+1$.

Flowchart



e.g. 1 $(+5) + (+7)$

$$\begin{array}{r} A = 0L0L \\ B = 0LLL \\ \hline EA = LL00 \end{array}
 \quad
 \begin{array}{l} As = 0 \\ Bs = 0 \end{array}
 \quad
 \begin{array}{l} As \oplus Bs = 0 \\ \\ \end{array}$$

$$AVF = 0$$

Result $\boxed{\begin{array}{l} A = LL00 \\ As = 0 \end{array}}$

e.g. 2 :- $(-5) + (-7)$

$$\begin{array}{rcl} A = \begin{smallmatrix} 1 & 1 & 1 \\ 0 & L & 0 & L \end{smallmatrix} & A_S = 1 & A_S \oplus B_S = 0 \text{ (Add)} \\ B = \begin{smallmatrix} 0 & L & L & L \end{smallmatrix} & B_S = L & \\ \hline + & & \\ \hline \begin{smallmatrix} L & 1 & 0 & 0 \end{smallmatrix} & & \end{array}$$

$$E = 0 \Rightarrow AVF = 0$$

Result :- $A: LLOO$
 $A_S = 1$

e.g. 3 :- $(-5) + (+7)$

$$\begin{array}{rcl} A = \begin{smallmatrix} 0 & L & 0 & L \end{smallmatrix} & A_S = L & A_S \oplus B_S = L \text{ (Subtract)} \\ B = \begin{smallmatrix} 0 & L & L & L \end{smallmatrix} & B_S = 0 & \\ \hline \overline{B} = \begin{smallmatrix} L & O & O & O \end{smallmatrix} & & \\ \overline{B} + 1 = \begin{array}{c} +1 \\ \hline \begin{smallmatrix} L & O & O & L \end{smallmatrix} \end{array} & \longrightarrow & \begin{array}{c} \begin{smallmatrix} O & L & \overset{L}{\cancel{0}} & L \\ L & O & O & L \end{smallmatrix} \\ \hline \begin{smallmatrix} L & L & L & 0 \end{smallmatrix} \end{array} \\ & & \end{array}$$

$$AVF = 0, E = 0$$

$\swarrow A < B$

$$\overline{A} = \begin{smallmatrix} L & O & L & 0 & O & O & L \end{smallmatrix}$$

$$\overline{A} + 1 = \begin{array}{c} +1 \\ \hline \begin{smallmatrix} O & O & L & 0 \end{smallmatrix} \end{array}$$

$$A_S = A_S + 1 = 0$$

Result :-
 $A: OOLO$
 $A_S = 0$

e.g. 4 :- $(+7) + (-5)$

$$\begin{array}{rcl} A = \begin{smallmatrix} 0 & L & L & L \end{smallmatrix} & A_S = 0 & A_S \oplus B_S = L \text{ (Subtract)} \\ B = \begin{smallmatrix} 0 & L & O & L \end{smallmatrix} & B_S = L & \\ \hline \overline{B} = \begin{smallmatrix} L & O & L & O \end{smallmatrix} & & \\ \overline{B} + 1 = \begin{array}{c} +1 \\ \hline \begin{smallmatrix} L & O & L & L \end{smallmatrix} \end{array} & \longrightarrow & \begin{array}{c} \begin{smallmatrix} \overset{1}{L} & L & L & L \\ L & O & L & L \end{smallmatrix} \\ \hline \begin{smallmatrix} L & O & O & 1 & 0 \end{smallmatrix} \end{array} \\ & & \end{array}$$

Result :- $OOLO$
0

$$AVF = 0, E = 1 \xrightarrow[A \geq B]{} A \neq 0 \rightarrow$$

10

e.g.5 : (-5) - (-7)

$$\begin{array}{r}
 A = \cancel{\begin{array}{rrr} L & L & 1 \\ 0 & 1 & 0 \\ \hline L & L & 0 \end{array}} \\
 B = \cancel{\begin{array}{rrr} 0 & 1 & LL \\ \hline + & & \end{array}}
 \end{array}
 \quad
 \begin{array}{l}
 A_S = 1 \\
 B_S = 1 \\
 A_S \oplus B_S = 0 \rightarrow (\text{add})
 \end{array}$$

$L L 0 0$

Result :-

$AVF = 0, E = Q$

$$A = 0L0L$$

$$A_S = 1$$

$$B = 0LLL$$

$$B_S = 1$$

$$A_S \oplus B_S = 0 \text{ (add)}$$

$$\begin{array}{r}
 \overline{B} = L000 \\
 \overline{B+1} = \begin{array}{r} +1 \\ \hline L001 \end{array}
 \end{array}
 \longrightarrow
 \begin{array}{r}
 0L\cancel{0}L \\
 L00L \\
 \hline LLL0
 \end{array}$$

$E = 0, AVF = 0$

$$\overline{A} = 000L$$

$$\downarrow A < B$$

$$\begin{array}{r}
 \overline{A+1} = +1 \\
 \hline 00L0
 \end{array}$$

$$A_S = A_S + 1 = 0$$

Result :- $A = 00L0$
 $\tilde{A}_S = 0$

e.g.6 :- (-5) + (+7)

$$\begin{array}{r}
 A = 0L0L \\
 B = 0LLL
 \end{array}
 \quad
 \begin{array}{l}
 A_S = 1 \\
 B_S = 0 \\
 A_S \oplus B_S = 1
 \end{array}$$

$B = L000$

$B+1 = L001$

e.g.6 :- $(-5) - (+7)$

$$A = 0L0L$$

$$B = 0L1L$$

$$\begin{array}{r} + \\ \hline 1100 \end{array}$$

$$A_S = L$$

$$B_S = 0$$

$$A_S \oplus B_S = L$$

$$E = 0, AVF = 0$$

Result :- 1100

$A_S : 1$

9. Addition and subtraction with Signed 2's Complement Data

* The addition of two numbers in signed 2's complement form consists of adding the numbers with the sign bits treated the same as the other bits of the number.

* A carry-out of the sign-bit position is discarded.

* The subtraction consists of first taking the 2's complement of the subtrahend and then adding it to the minuend.


* When two numbers of n -digits each are added and the sum occupies $n+1$ digits, an overflow occurs.


Overflow :- It is a problem in digital computers because the width of registers is finite. A result that contains $n+1$ bits cannot be accommodated in a register with a standard length of n bits. For this reason, many computers detect the occurrence of an overflow & when it occurs, a corresponding flip-flop is set which can then be checked by the user.

An overflow cannot occur after an addition if one number is positive and the other is negative since adding a positive number to a negative number produces a result that is smaller than the larger of two original numbers. An overflow may occur if the two numbers added are both positive or both negative.

- * An overflow can be detected by inspecting the last two carries out of the addition.
- * When the two carries are applied to an exclusive-OR gate, the overflow is detected when the output of the gate is equal to 1.

Flowchart





Hardware for signed 2's complement addition and subtraction

* Comparing this algorithm with its signed-magnitude counterpart, we note that it is much simpler to add and subtract numbers if negative numbers are maintained in signed 2's complement representation.

* For this reason most computers adopt this representation over the more familiar signed-magnitude.

e.g. $-5 + -7$

$$A = 0101$$

$$\begin{array}{r} \overline{A} = 1010 \\ + 1 \\ \hline 1011 \end{array}$$

$$B = 0111$$

$$\begin{array}{r} \overline{B} = 1000 \\ + 1 \\ \hline 1001 \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ 1011 \\ 1001 \\ \hline 10100 \\ \downarrow \\ \text{discard} \end{array}$$

Ans:- 0100 or (-12)

4
 $(-5) + (2)$

$$A = 0 \text{ } L \text{ } O \text{ } L$$

$$\overline{A} = L \text{ } O \text{ } L \text{ } O$$

$$+ 1$$

$$\hline L \text{ } O \text{ } L \text{ } L$$

$$B = 0 \text{ } D \text{ } L \text{ } O$$

$$\begin{array}{r} L \text{ } O \text{ } L \text{ } L \\ 0 \text{ } O \text{ } L \text{ } O \\ \hline L \text{ } L \text{ } O \text{ } L \end{array}$$

$\hookrightarrow (-3)$


Hardware Implementation for Multiply operation

$B \leftarrow$ multiplicand, $B_s \leftarrow$ sign

$Q \leftarrow$ multiplier $Q_s \leftarrow$ sign


* Instead of shift left (as used in manual operation), shift right on partial product will be followed.

* If the multiplier bit is 0 then there is no need to copy all the bits (as we do in manual working).



Working

- * Successively accumulate partial products & shift it right
- * $SC \leftarrow$ no. of bits in multiplier
- * SC is decremented after forming each partial product
- * When SC is 0, the process halts & final product is formed



10. Multiplication with Signed Magnitude Data


Manually, two numbers (let A and B) are multiplied as-

$$\begin{array}{r}
 23 \\
 \times 19 \\
 \hline
 \end{array}
 \quad
 \begin{array}{l}
 \text{LO L L L} \quad \text{Multiplicand} \\
 \times \text{L O O L L} \quad \text{Multiplier} \\
 \hline
 \text{L O L L L} \\
 \text{L O L L L} \leftarrow \text{one shift left} \\
 0 0 0 0 0 \text{ XX} \leftarrow \text{shift left} \\
 \text{addition} \quad 0 0 0 0 0 \text{ XXX} \leftarrow \text{shift left} \\
 \text{437} \quad \text{L O L L L} \times \text{XXX} \leftarrow \text{shift left} \\
 \hline
 \text{Product} \quad \text{L I O L L O L O L L}
 \end{array}$$

successive
shift and
add operation

The sign of the product is determined from the signs of the multiplicand and multiplier. If they are alike, the sign of the product is positive. If they are unlike, the sign of the product is negative.

10.1. Hardware Algorithm



Working

- * Initially multiplicand is in register B and the multiplier in Q.
- * The sum of A & B forms a partial product which is transferred to EA register.
- * Both partial product and multiplier are shifted to the right.
- * The least significant bit of A is shifted into the most significant position of Q, the bit from E is shifted into the most significant position of A and 0 is shifted to E.
- * After the shift, one bit of the partial product is shifted into Q, pushing the multiplier bits one position to the right.
- * In this manner, the rightmost flop flop in register Q, designated by Q_n will hold the bit of the multiplier, which must be repeated next.

e.g. 1 10111×10011

$$B = 10111 \quad Q = 10011$$


Action taken	E	A	Q	SC
Multiplier in Q	0	00000	10011	101
$Q_n = 1$, add B		<u>10111</u>		
first partial product		<u>10111</u>		
Shift right EAQ	0	01011	11001	100
$Q_n = 1$, add B	1	<u>10111</u>		
	1	<u>00010</u>		
Shift right EAQ	0	00001	01100	011
$Q_n = 0$, shift right EAQ	0	01000	10110	010
$Q_n = 0$, shift right EAQ	0	00100	01111	001
$Q_n = 1$, add B		<u>10111</u>		
fifth partial product		<u>11011</u>		
Shift right EAQ	0	01101	10101	000

e.g. 2 $(-9) \times (-13) = ? \rightarrow \text{page no. } 60$

10.2.

Booth Multiplication Algorithm for signed 2's complement representation

* This algorithm works for positive or negative multipliers in 2's complement representation.




19

Working

- * Q_n designates the least significant bit of the multiplier in register QR.
- * An extra flip-flop Q_{n+1} is appended to QR to facilitate a double bit inspection of the multiplier.
- * Initially, $AC = 0$, $Q_{n+1} = 0$ and sequence counter $SC = n$ (no. of bits in the multiplier)
- * Q_n and Q_{n+1} are inspected as—
 - $Q_n Q_{n+1} = LL$: subtraction of the multiplicand is done from the partial product in AC.
 - $Q_n Q_{n+1} = OL$: addition of the multiplicand is done, into the partial product in AC.
 - $Q_n Q_{n+1} = LL$: no change in partial product
or
 $Q_n Q_{n+1} = DD$

- * An overflow cannot occur because the addition and subtraction of the multiplicand follow each other.
- * The next step is to shift right the partial product and the multiplier (including the bit Q_{n+1}), using arithmetic shift right operation.



e.g.1 $(-9) \times (-13) = ?$

$$BR = \underline{LOLLL} \quad BR = \underline{OL000}$$

$$\overline{BR} = \underline{LOLLO} \\ + \underline{L}$$

$$BR(\text{in } 2\text{'s comp.}) : \quad \underline{\underline{LOLLL}}$$

$$QR = \underline{OLLDL}$$

$$\overline{QR} = \underline{LOOLO} \\ + \underline{L}$$

$$\rightarrow \underline{\underline{LOOLL}}$$

$$QR(\text{in } 2\text{'s comp.})$$

$$AC = 0$$

$$Q_{n+1} = 0$$

$$SC = LOL$$

$Q_n Q_{n+1}$	$BR = \underline{LOLLL}$ $\overline{BR} = \underline{OL000}$ $BR+I = \underline{OL00L}$	AC	QR	Q_{n+1}	SC
10	Initial subtract BR ashr(AC & QR)	00000	LOOLL	0	LOL
LL	ashr(AC & QR)	00010	LL00L	L	LOO
OL	add BR ashr(AC & QR)	LOLLL	OLLOO	L	OLL
00	ashr(AC & QR)	LLL00	LOLLO	0	OLO
LO	subtract BR ashr(AC & QR)	LL00L	OLOLL	0	OOL
	discard	100LL			
	ashr(AC & QR)	00011	LOLOL	L	000

→ Answer i.e. $(117)_{10}$

e.g.2 $(-5) \times (+4) = ?$

$$BR = \underline{OULOL} \quad QR = \underline{OODOO}$$

$$\overline{BR} = \underline{LLOLO}$$

$$+ \underline{I}$$

$$BR(\text{in } 2\text{'s comp.}) \rightarrow \underline{\underline{LLOLL}}$$

$$Q_{n+1} = 0$$

$$A = 0$$

$$SC = 101$$

$Q_n Q_{n+1}$	$BR = \underline{LLOLL}$ $\overline{BR} = \underline{OODOO}$ $BR+I = \underline{OODOL}$	AC	QR	Q_{n+1}	SC
00	Initial ashr AC & QR	00000	OULOO	0	LOL
00	ashr AC & QR	00000	000LO	0	LOO
10	subtract BR ashr(AC & QR)	00000	0000L	0	O LL
01	add BR ashr(AC & QR)	00101	0000L	0	
		00010	L0000	L	OLO
00	ashr(AC & QR)	LLL01	L0000	.	
		LLL10	LL000	0	T00
00	ashr(AC & QR)	LLL11	01100	0	000

$$(-9) \times (-13)$$


$$B = L \text{ OLOOL} \quad Q = L \text{ OLLOL} \quad A_S = 1 \oplus 1 = 0 \\ Q_S = 1 \oplus 1 = 0$$

$$A=0, E=0, SC=L0L$$


	E	A	Q	SC
Multiplicand B = OLOOL				
Multiplexer in Q	0	00000	OLLOL	L0L
$Q_n = 1$, add B	0	<u>OLOOL</u> OL00L		
shl EAQ	0	00L00	L0LLO	L00
$Q_n = 0$, shl EAQ	0	000L0	OLOLL	OLL
$Q_n = 1$, add B shl EAQ	0	<u>OL00L</u> OL0L1		
	0	00L0L	L0L0L	0L0
$Q_n = 1$, add B	0	<u>OL00L</u> 01110		
shl EAQ	0	00L LL	OL0L0	00L
$Q_n = 0$, shl EAQ	0	000 LL	L0L0L	000

10.3. Array Multiplier

- * Consider the multiplication of two 2-bit numbers.
- * The multiplicand bits are b_1 and b_0 and the multiplier bits are a_1 and a_0 and the product is $c_3c_2c_1c_0$.
- * The first partial product is formed by multiplying a_0 by b_1, b_0 .
- * The multiplication of two bits such as a_0 and b_0 produces a 1 if both bits are traplem 1 ; otherwise it produces 0.
- * This can be implemented with an AND gate.
- * Similarly, the second partial product is formed by multiplying a_1 by b_1, b_0 and is shifted one position to the left.
- * The two partial products are added with two half-adder circuits.
- * Usually, there are more bits in the partial products and it will be necessary to use full-adders to produce the sum.
- * It should be noted that the least significant bit of the product does not have to go through an adder since it is formed by the outputs of the first AND gate.
- * For j multiplier bits and k multiplicand bits, we need $j \times k$ AND gates and $(j-1)k$ -bit adders to produce a product of $j+k$ bits.



2-bit by 2-bit array multiplier



4-bit by 3-bit array multiplier

* The circuit connections can be understood as :-

$$\begin{array}{cccc}
 & b_3 & b_2 & b_1 & b_0 \\
 & a_2 & a_1 & a_0 & \\
 \hline
 a_0 b_3 & a_0 b_2 & a_0 b_1 & a_0 b_0 \\
 a_1 b_3 & a_1 b_2 & a_1 b_1 & a_1 b_0 \\
 \hline
 a_2 b_3 & a_2 b_2 & a_2 b_1 & a_2 b_0 \\
 \hline
 c_6 & c_5 & c_4 & c_3 & c_2 & c_1 & c_0
 \end{array}$$

Advantages

* It is a fast way of multiplying two numbers since all it takes is the time for the signals to propagate through the gates that form the multiplication array.

Disadvantage

* It requires a large number of gates, and for this reason it was not economical until the development of integrated circuits.

11. Division algorithm for signed magnitude data

Manual approach:

Given divisor $B = 10001$

dividend $A = 01110000000$

$$\begin{array}{r}
 & \underline{011010} \\
 10001) & \underline{01110000000} \\
 & \underline{00000} \downarrow \quad \downarrow \\
 & \underline{011100} \\
 & \underline{10001} \downarrow \\
 & \underline{0010110} \\
 & \underline{10001} \downarrow \\
 & \underline{00001010} \\
 & \underline{00000} \downarrow \\
 & \underline{10100} \\
 & \underline{10001} \\
 & \underline{0001010} \\
 & \underline{000} \\
 & \underline{110}
 \end{array}$$

Quotient Q

Dividend = A

5 bits of $A < B$, so $Q = 0$

6 bits of $A \geq B$

7 bits of remainder $\geq B$

Remainder $< B$; enter 0 in Q

Remainder $\geq B$

Remainder $< B$

final remainder

Hardware Implementation

* When division is implemented in a digital computer, it is convenient to change the process slightly.

* Instead of shifting the divisor to the right, the dividend or partial remainder, is shifted to the left.

* Subtraction can be achieved by adding A to the 2's complement of B .

LL.1 Divide overflow

* When the dividend is twice as long as the divisor, the condition for overflow can be stated as follows -

"A divide overflow condition occurs if the high order half bits of the dividend constitute a number greater than or equal to the divisor."

* Moreover division by zero must be avoided.

* The divide overflow condition takes care of this condition as well.

* Overflow condition is usually detected when a special flip-flop is set. This is called divide-overflow flip-flop and can be labelled as DVF.


LL.2 Hardware Algorithm

* Dividend is in A and Q and divisor in B.

* Sign of the result is transferred into Q.

* A constant is set into the sequence counter SC to specify the number of bits in the quotient.

* Since an operand must be stored with its sign, one bit of the word will be occupied by the sign and the magnitude will consist of $n-1$ bits.



e.g. of overflow -

6 bits in quotient thus overflow

$$\begin{array}{r}
 \text{LOLLL} \\
 \text{01000) OLL00000000} \\
 \text{0 L000 J J} \\
 \hline
 \text{0020000} \\
 \text{0L000} \\
 \hline
 \text{L0000} \\
 \text{0L000} \\
 \hline
 \text{0K0000} \\
 \text{0L000} \\
 \hline
 \text{L0000}
 \end{array}$$

⋮

eg. L :- $LOLOOOLL \div LOLL$

$$A_Q = LOLOOOLL \quad B = LOLL$$

$$\begin{array}{r} \overline{B} = OLOO \\ +1 \\ \hline OLOL \end{array}$$

$$Q_S = A_S \oplus B_S \\ = 0$$

$$SC = 4$$

$$EA = A + \overline{B} + 1 : \begin{array}{r} LOLO \\ OLOL \\ \hline \underline{LLLL} \end{array} \Rightarrow E = 0 \Rightarrow A > B \\ DVF = 0$$

$$EA = A + B : \quad LLLL$$

$$\begin{array}{r} LO LL \\ \hline \underline{1LOLO} \\ \text{discard} \leftarrow \end{array}$$

	E	A	Q	SC
Shl EAQ add $\overline{B} + 1$ $Q_n = 1$	L	$\begin{array}{r} OLO \\ OLOO \\ OLOL \\ \hline 100L \end{array}$	OULL OLLO OLLL	4
Shl EAQ add $\overline{B} + 1$ $Q_n = 1$	L	$\begin{array}{r} O'LO \\ OLOL \\ \hline OLLL \end{array}$	LLLO LLLL	3
Shl EAQ add $\overline{B} + 1$ $E = 0, Q_n = L$	0	$\begin{array}{r} LLL \\ OLOL \\ \hline OLOO \end{array}$	LLLO LLLL	2
Shl EAQ add $\overline{B} + 1$ $E = 0$ Restore remainder $A - \boxed{E \leftarrow A + B}$ $Q_n = 0$	0	$\begin{array}{r} LO'L \\ OLOL \\ \hline LLL0 \end{array}$	LLLO	1
	L	$\begin{array}{r} LOLL \\ \hline \boxed{LOOL} \end{array}$	$\begin{array}{r} LLL0 \\ \hline \end{array}$	0

e.g. 2 : $00001LLL \div 00LL$

$$\begin{array}{r} AR = 0000LLL \\ B = 00LL \\ \overline{B} = LLOO \\ \hline B+1 = LLOL \end{array}$$

$$E = A + \overline{B} + 1 : 0000$$

$$\begin{array}{r} + LLOL \\ \hline LLOL \end{array} \Rightarrow E = 0 \Rightarrow A < B \Rightarrow DVF = 0$$

$$so, E = A + B \Rightarrow \begin{array}{r} 1 \\ 00L \\ \hline 10000 \end{array}$$

discard

	E	A	Q	SC
shl EAQ	0	0000	LLL	4
add B+1		$\begin{array}{r} 001 \\ LLOL \\ \hline LLL0 \end{array}$	LLLO	
$E=0, Q_n=0$ Restore remainder	1	$\begin{array}{r} 00LL \\ 001 \\ \hline 0001 \end{array}$	LLLO	3
shl EAQ	0	$\begin{array}{r} 0011 \\ LLOL \\ \hline 0000 \end{array}$	LL00	
add B+1	1	$\begin{array}{r} 0011 \\ LLOL \\ \hline 0000 \end{array}$	LL0L	2
$E=1, Q_n=1$				
shl EAQ	0	0001	LOLO	
add B+1		$\begin{array}{r} 1 \\ LLOL \\ \hline LLL0 \end{array}$	LOLO	
$E=0, Q_n=0$ Restore remainder	1	$\begin{array}{r} 00LL \\ 0001 \\ \hline 0001 \end{array}$	LOLO	1
shl EAQ	0	$\begin{array}{r} 0011 \\ LLOL \\ \hline 0000 \end{array}$	OL00	
add B+1	1	$\boxed{\begin{array}{r} 0000 \\ 0000 \end{array}}$	\boxed{OLOL}	0
$Q_n=L$				
		\downarrow	Quotient	
		Remainder		

11.3 Division Techniques

3069


There are three methods to perform division in digital computer :-

a) Restoring method :- Here the partial remainder is restored by adding the divisor to the negative difference.

b) Comparison method :- In this method, A and B are compared prior to the subtraction operation. Then if $A \geq B$, B is subtracted from A.

If $A < B$, nothing is done. The partial remainder is shifted left and the numbers are compared again. The comparison can be determined prior to the subtraction by inspecting the end carry out of the parallel adder prior to its transfer to register E.

c) Non-restoring method :- In this method, B is not added if the difference is negative but instead, the negative difference is shifted left and then B is added.



Floating point Representation

31

* A floating point number have a decimal point.

e.g. 3.12, 5.46, -12.14, 56.125

* These numbers represent wide variety of range.

* A decimal point in floating point numbers can float

e.g. 1.2345 can also be represented as 12.345

* A floating point number representation has following parts—

a) Significand :- containing digits of a number

A -ve significand represents -ve numbers

b) Exponent :- placement of decimal point relative to the beginning of significand

A -ve exponent represents small numbers

e.g. 5321 can be represented as -

5321×10^{-3}

↑ ↗
significand base

* Any floating point number can be represented as -

$$S \times B^E$$

* In 1985, IEEE 754 for Floating point Arithmetic was established, which is a technical standard for floating point computation.

IEEE 754 has three components —

a) Sign (S) :- 0 means +ve number
1 means -ve number

b) Biased/Modified Exponent (E') :- It can be -ve or +ve.
A bias is added to actual exponent in order to get stored exponent.

c) Normalized Mantissa (M) :- Mantissa is that part of number which consists of significant digits.
So, a normalised mantissa is one with only one 1 to the left of decimal.

IEEE 754 Floating point

Floats
single precision

* 32 bits

* Largest number :- all 32 bits as 1

* Smallest number :- all 32 bits as 0

* Smallest number :- with sign bit -ve

It is $2^{127} \times 1.0 \times 2^{-127}$ to $2^{127} \times 1.111\ldots \times 2^{-127}$

* $E' = e + 127$

↑ bias

↑
Modified
Exponent

Double precision

* 64 bits

* Largest number :- $2^{64} - 1$

* Smallest number :- $-2^{64} - 1$


Range :- $2^{1023} - 2^{1024}$
 $-2^{1023} \times 1.0 \times 2^{-1023}$ to $2^{1023} \times 1.111\ldots \times 2^{-1023}$

* $E' = e + 1023$

↑ bias

Single precision Floating point Number

Format :-



e.g. $(1460.125)_{10}$

S1 :- Conversion into binary form

$$\text{so, } (1460.125)_{10} = (10110110100.001)_2$$

S2 :- Normalizing binary number

$$10110110100.001 = 1.0110110100001 \times 2^{10}$$

$$\text{Now, } S = 0$$

$$e = 10$$

$$M = 0110110100001$$

S3 :- Computing E'

$$\begin{aligned} E' &= e + 127 \\ &= 10 + 127 \\ &= 137 \\ &= (10001001)_2 \end{aligned}$$


So,

S	E'	M
0	10001001	01101101000010000000000

is single precision floating point format

padding of 0's
to make it of 23 bits

Double precision floating point number



e.g. $(1460.125)_{10}$
 $= (10110110100.001)_2$
 $= 1.0110110100001 \times 2^{10}$ // Normalized form

Now $S = 0$
 $E = 10$
 $M = 0110110100001$

$$\begin{aligned} E' &= e + 1023 \\ &= 10 + 1023 \\ &= (1033)_{10} \\ &= (100000001001)_2 \end{aligned}$$

So,

S	E'	M
0	10000001001	0110110100001...0


padding to make
M of 52 bits

Note:- A floating point number allows the radix point to move. If it is kept fixed then it is called fixed point number.

Floating point Addition & Subtraction

- * Arithmetic operations on FP numbers consists of addition, subtraction, multiplication & division.
- * A FP number is normalized if the most significant digit of mantissa is non zero.
- * FP addition and subtraction requires an alignment of radix point since exponent parts should be equal.
- * But FP multiplication and division do not require an alignment of mantissa —
- * Product can be formed by multiplying two mantissas and adding the exponent
- * Division is accomplished by dividing mantissas & subtracting exponents.

Hardware Implementation



Uppercase letters \rightarrow
mantissa

lowercase letters \rightarrow
exponent

A_1 : MSB and it
should be 1 for
normalized

* During addition or subtraction, floating point operands are kept in AC & BR, the sum or difference is formed in AC.

* Algorithm can be divided into four steps -

- check for zeros
- Align the mantissa
- Add or subtract the mantissas
- Normalize the result

(a) Case 1 : AC=0, BR=0.156

Case 2 : AC=0.156, BR=0

Case 3 : AC=0.156, BR=0

Case 4 : AC=0, BR=0.156

$$AC + BR = 0.156 \quad (AC)$$

$$AC + BR = 0.156 \quad (AC)$$

$$AC - BR = 0.156 \quad (AC)$$

$$AC - BR = -BR = -0.156$$

(b) Observe the value of exponents as these must be equal for add/subtract operⁿ

e.g. 0.583123×10^3

0.123000×10^{-1}

Making exponent = 10^{-1} Making exponent = 10^3

 0.230000×10^{-1}
 0.123000×10^{-1}
 0.583123×10^3
 0.000012×10^3

(using shr)

(using shr)

↓
not preferred
because some
bits are lost

↑
preferred
approach

Floating point multiplication

* Floating point multiplication does not require an alignment of ~~mantissas~~; mantissas ; product can be formed by multiplying two mantissas & adding the exponents.


* The algorithm can be divided as -

S1 : Check for zeros

S2 : Add the exponents

S3 : Multiply mantissas

S4 : Normalize the result



(c) Add/subtract the mantissa and Normalizing
 (d)

e.g.

$$\begin{array}{r} 0.534 \times 10^3 \\ + 0.712 \times 10^3 \\ \hline 1.246 \times 10^3 \end{array}$$

Registers cannot perform
 store overflow but so
 the operation will be
 performed

$$0.124 \times 10^4$$

$$\begin{array}{r} 0.534 \times 10^3 \\ 0.712 \times 10^3 \\ \hline 0.013 \times 10^3 \end{array}$$

\uparrow
 is not floating point
 number

If MSB is zero, it is
 underflow condition
 & shl operation will
 be performed

$$0.130 \times 10^2$$