UNIT-4

1: Data aquisition method Block diagram, Analog and digital 20.

2! Courter & Times

3: ADC (Analog to digital converter)
Successive opproximation Plash Sigma-Delta
4' DAC (Nil') 1 + 1

4: DAC (Digital to analog Convertar)
Weighted resistor and R-2R inverted R-2R

5: Use of Data Sockets for Network Communication

1: Dota Aquisition Method.

Data agrisition, referenced by the acronyms DASNDAR, is the digitizing and processing of multiple sensor est signal inputs for the purpose of monitoring, analyzing, and/ox Controlling system and processes. Signal or sensor exputs define the behaviour of physical parameters and come from devices such as sensors, times, relay, and solid-state circuits. Internal circuity is cred to digitize and process these input in order to monitor, analyze and or control systems & processes.

May be defined as a system used for data of Sorage & Display.

Sensor


Signal Conditining.

Multiple per

Storage & Display.

System used for data of sorage & Display.


System used for data conversion, data framsmision & Data storage.



objective of DAS:

relatively Reliable & Plexible expansion for future requirements.

- v Acquire correct data at correct speed and at correct time.
- V Safe operation
- I to find out the state of plant and inform to operator.
- I adentify the problem area.



3

3: ADC (Analog to Digital Converter): V Function is opposite to DAC. I Analog input is converted into binary word d1, d2, --- dn of functional value 1, so that. $D = d_1 z^1 + d_2 z^2 + \cdots + d_n z^{-n}$ d, - most significant bit dn-least significant bit ADC VR (reference) ADC are classified in Two group! 1- Direct type ADE's d - Integrating type ADCs 3.1: Direct Type ADC: @ Flash (comprator) type converter 6 Counter type converter Tracking or servo converter Sucessive approximation type converter.

-> Flash type Converter/Comprator type: · Simplest possible AID Converter · Fastest & expensive (Conversion time 1000s less) * no excomprator required indisadv. X5 曼农 42 (MSB. 3 line 71 Priority 3 /R Encodes JOLLSB) =VR (comprator) Xo Voltage I/p Logix olp (x) comprator Truthe Table Va >VR X=1 Va<VR X = 0Previous valu Va=VR

Ilp Voltage (Va)	Xz	Xb	X5	X4	X3	×2	\times_1	Xo	42	71	40
0 to VR/8	0	D	0	O	0	O	O	1	0	0	0
VR/8 to VP/4	0	0	0	0	Ō	O	1	1	0	0	1
VP/4 to 3Vp/45	0	0	0	0	0	1	1	٢	0	1	O
3 VR/8 to VR/2	0	0	0	D	1	1	L	1			1
VR/2 to 3Vx/4	D	O	O	L	1	1.	1	1	1	0	1
5 / to 3 / 1/4	0	O	1	0	O	0	0	0	1	L	0
		1	1	1	1	1	J	4	1	1	0
3 VP/4 to 7 VP/8 7 VP/8 VP		1	1		1	1	. 1	1	1	1	1


0

9 Reset Binan AND Gate. pulse count increase wintime DAC Analog input (va) The analog output of DAC le Vd is compared to the analog input va by the comprator. .The analog Va < Vd Va > Vd Va & Va AND gate is Stop wunting & counting disable, NO


Scanned with CamScanner

counting.

-> Successive approximation Asc:



Successive approximation ADC is the advanced Version of digital ramp type ADC which is designed to reduce the conversion and to increase speed of operation.



Start command


SAR -> Set MSB di= 1, with all other but D Vd (olp of DAC) is compared with Va

> if Va SVa -> MSB is left I and I rext lower significant but made I

> if Va < Vd -> Set MSB=0 and go to next lower significant bet

whenever Vd is crosses the Va, the comprator change state and this can be taken as the end of conversion.

3.2 / Sigma - Delta ADC;



It is another type of integrating ADC. It Contains an integrator, a DAC and a Carprator and Lumming Junction. Sigma-delta

ADCs couls in 16 to 24 bit resolution, and they are economical for most data agressition and unstrument applications.

The input voltage sums algebraically with the of voltage of the DAC, and the integrateor adds the summing point output is to a value it stored previously.

The digital filter averages the series of logic ones and zeros, determines the bandwidth and settling time, and outputs multiple-bit data.

-0-


I Switched resister DAC

I pulse wists modulator

~ The thermometer_coded DAC

Voverleeping DACs a Interpolating DACs

Scanned with CamScanner



Circuit of binary weighted bAC)

Reference

Voltage.

Output

(An opamp used in DAC)

Vose summing auplifier with a binary weighted sesister network.

ontrolled by binary input word.

If the binary input to particular switch is 1, it connects the resistance to the reference voltage (-VR) and if O, it connects the switch to the ground.

$$T_0 = T_1 + T_2 + \cdots + T_n
= \frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + \cdots + \frac{V_R}{2^n R} d_n
= \frac{V_R}{R} (d_1 2^{-1} + d_2 2^{-2} + \cdots + d_n 2^{-n})$$

The cop vo Hage,

$$V_0 = I_0 \cdot R_f = V_R \frac{R_f}{R} \left(d_1 z_1^{-1} + d_2 z_2^{-1} + \cdots + d_n z_n^{-n} \right)$$

comparing et 0 10, it can be seen that in Rf=R, then K=1 & VFS=VR


If may be noted that,

sopamp wark as current to voltage converter


VII is very difficult to fabricate large resistance in IC, It restrict the use of weighted resistance DAC below 8 bit to avoid loading effort avoid loading effect

Fr bit 2R,2'R. -- -- 2tR -> 128 times For 12 bit 2° --- 2/2 R. -> if R= 2.5kl then 212 R = 5.12 M-T.

Transit (Bipolar) transista can be reploced by MOSFET to avoid officet voltage across switch resistance.



4.2: R-2R Ladder based DAC:




V we use only two resistance ie R-2R, so we can avoid manufacture of number of resistance. IR -) range from (2.5 kl to 10 kl)

5: Socket? (Use of data socket for M/W COMM.)

Normally a server runs on specific computer and has a socket that is bound to a specific port number. The server Just waits, listening to the socket for a client to make a connection request.


on the client-side: The client knows the host name of the machine on which the berver is running and the port number on which the server is listering.

To make the connection request, the client tries to rendezvous with the server's machine a post. The client also needs to identify itself to the server so it binds to a local port number that it will use during this connection, this is usually assigned by the system.



It everything goes well the server accepts
the connection. Upon the acceptance the
server gets a new socket bound to the
same local post and also has its remote
endpoint set to the address and port of
the client. It needs a new socket so that

it can continue to listen to the original socket for connection request while tending to needs of the connected & client.



on the client side is the connection is accepted, a socket is successfully created and the client can use the zocket to Communicate with perver.

The client and server can now communicate by writing to or reading from their pocket