


① Inverter / NOT Gate

* Truth Table of NOT

A	Y
0	1
1	0


$$\therefore Y = \bar{A}$$

* Circuit Diagram



Note: We always take output from the point where the drains of NMOS & PMOS are connected together.

* Stick Diagram



② NAND Gate

* Truth Table

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


$$Y = \overline{A \cdot B}$$

as there is NAND operation present here we will put A & B in series in PDN

and parallel in PUN

* Circuit Diagram


* Circuit Diagram.



• In PUN
 $S_A - S_B - V_{DD}$
 $D_A - D_B - Y$

• In PDN
 $S_A - D_B$
 $S_B - V_{SS}$
 $D_A - Y$

* Stick Diagram



③ NOR Gate


* Truth Table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{A + B}$$

As here NOR operation is there so we will connect the nMOS in parallel in the PDN and PMOS in series in PUN

* Circuit Diagram



In PUN:

$S_A - V_{DD}$

$D_A - S_B$


$D_B - Y$

In PDN:

$D_A - D_B - Y$

$S_A - S_B - V_{SS}$


* Stick Diagram




④ Half Adder

* Truth Table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$\therefore S = \bar{A}B + A\bar{B}$$




$$\therefore C = AB$$

As S and C are in SOP form
we will first do ANDing then ORing

i.e. A and \bar{B} , and \bar{A} and B, will be in series in PDN

* Circuit diagram — for Sum




* In PUN

- $S_A - S_B - V_{DD}$
- $D_A - D_B - S_A - S_B$
- $D_A - D_B - \bar{S}$

* In PDN

- $D_A - D_A - \bar{S}$
- $S_A - D_B \text{ \& } S_A - D_B$
- $S_B - S_B - V_{SS}$

* for Carry



* In PUN

- $S_A - S_B - V_{DD}$
- $D_A - D_B - \bar{C}$

* In PDN


- $D_A - \bar{C}$
- $S_A - D_B$
- $S_B - V_{SS}$

* Stick Diagram.

- Euler's Path.


For Sum

PDN




$\bar{A} B \bar{B} A$

PUN



$\bar{A} B \bar{B} A$

→ This sequence is valid in both PUN & PDN.




⑤ 2:1 Mux (CMOS)

★ Truth Table

Input	S	Y
A	0	A
B	1	B

$$\therefore Y = A \cdot \bar{S} + B \cdot S$$

★ Circuit Diagram




★ In PUN

- $S_A - S_{\bar{S}} - V_{DD}$
- $D_A - D_{\bar{S}} - S_B - S_S$
- $D_B - D_S - \bar{Y}$


★ In PDN

- $D_A - D_B - \bar{Y}$
- $S_A - \bar{S} - S_B - D_S$
- $S_{\bar{S}} - S_S - V_{SS}$


★ Eulers Path



$$\therefore \underline{\underline{AB\bar{S}\bar{S}}}$$




* Stick Diagram




⑥ Transmission Gate & 2:1 Mux using TG


* Circuit Diagram



* Stick Diagram



★ Circuit Diagram of 2:1 Mux using TG.



★ Stick diagram

