


① Inverter / NOT Gate

* Truth Table of NOT

A	Y
0	1
1	0


$$\therefore Y = \bar{A}$$

* Circuit Diagram.



Note: We always take output from the point where the drains of NMOS & PMOS are connected together.

* Stick Diagram.



② NAND Gate

* Truth Table

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


$$Y = \overline{A \cdot B}$$

as there is NAND operation present here we will put A & B in series in PDN


and parallel in PUN

* Circuit Diagram

* Circuit Diagram.



* Stick Diagram



③ NOR Gate


* Truth Table.

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{A+B}$$

As here NOR operation is there so we will connect the nMOS in parallel in the PDN and pMOS in series in PUN

* Circuit Diagram



In PUN:

$$S_A = V_{DD}$$

$$D_A = S_B$$


$$D_B = Y$$

In PDN:

$$D_A = D_B = Y$$

$$S_A = S_B = V_{SS}$$

* Stick Diagram



④ Half Adder

* Truth Table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \begin{array}{|c|c|} \hline A & B \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array}$$

$$\therefore S = \bar{A}B + A\bar{B}$$

$$C = \begin{array}{|c|c|} \hline A & B \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array}$$


$$\therefore C = AB$$

As S and C are in SOP form
we will first do ANDing then ORing


A and \bar{B} , and
 \bar{A} and B , will be
in series in PDN

i.e.

* Circuit diagram — for Sum



* for carry.




* Stick Diagram.

- Euler's Path.


for Sum

PDN




$\bar{A} B \bar{B} A$

PUN



$\bar{A} B \bar{B} A$

→ This sequence is valid in both PUN & PON.




⑤ 2:1 Mux (CMOS)

* Truth Table

Input	S	Y
A	0	A
B	1	B

$$\therefore Y = A \cdot \bar{S} + B \cdot S$$

* Circuit Diagram




* In PUN

- $S_A - S_S \rightarrow VDD$
- $D_A - D_{\bar{S}} - S_B - S_S$
- $D_B - D_S - \bar{Y}$


* In BPDN

- $D_A - D_B - \bar{Y}$
- $S_A - \cancel{S_{\bar{S}}} \& S_B - \cancel{S_S}$
- $S_{\bar{S}} - S_S - VSS$


* Eulers Path.



$\therefore \underline{\underline{ABS\bar{S}}}$




* Stick Diagram




⑥ Transmission Gate & 2:1 Mux using TG


* Circuit Diagram



* Stick Diagram



★ Circuit Diagram of 2:1 Mux using TG.



★ Stick diagram

