



Project 1

IITB-RISC

17.04.2022

Umang Babu - 200070085
Ayush Anant - 20D070019
Disha Pabri - 20D070027
Harsh Kumar Garg - 20D070034



Content

1. Instruction Encoding
2. List of States
3. Instruction State Flow
4. Data Path
5. Control Points
6. Finite State Maps
7. List of Components


Instructions Encoding

ADD:	00_01	RA	RB	RC	0	00
ADC:	00_01	RA	RB	RC	0	10
ADZ:	00_01	RA	RB	RC	0	01
ADL:	00_01	RA	RB	RC	0	11
ADI:	00_00	RA	RB	6 bit Immediate		
NDU:	00_10	RA	RB	RC	0	00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_00	RA	9 bit Immediate			
LW:	01_11	RA	RB	6 bit Immediate		
SW:	01_01	RA	RB	6 bit Immediate		
LM:	11_00	RA	0 + 8 bits corresponding to Reg R0 to R7 (right to left)			
SM:	11_01	RA	0 + 8 bits corresponding to Reg R0 to R7 (right to left)			
BEQ:	10_00	RA	RB	6 bit Immediate		
JAL:	10_01	RA	9 bit Immediate offset			
JLR:	10_10	RA	RB	000_000		
JRI	10_11	RA	9 bit Immediate offset			


Note: Here we will consider op_code of LHI to be "00_11".

Instruction State Flow


① ADD




② ADC




③ ADZ




④ ADL









⑤ ADI




⑥ NDU




⑦ NDc⑧ NDZ⑨ LHI⑩ LW:⑪ SW:⑫ BEQ


⑮ JAL



⑯ JLR



⑰



List of States

S0

PC \rightarrow mem(A), ALU A
 memD \rightarrow iR
 0 + 1 \rightarrow ALU-B
 ALU-out \rightarrow PC

S2

t1 \rightarrow ALU-A
 t2 \rightarrow ALU-B
 ALU-out \rightarrow t3

S4

t1 \rightarrow aluA
 t2 \rightarrow [LS1] \rightarrow aluB
 alu-out \rightarrow t3

S6

iR8-0 \rightarrow [SEq-16] \rightarrow t1
 iR11-9 \rightarrow RF-A3
 t1 \rightarrow RF-D3

S8

t3 \rightarrow memA
 memD \rightarrow RF-D3
 iR11-9 \rightarrow RF-A3

S10

PC \rightarrow ALU-A
 iR5-0 \rightarrow [SE6] \rightarrow ALUB
 alu-out \rightarrow PC

S1

iR11-9 \rightarrow RF-A1
 iR8-6 \rightarrow RF-A2
 RF-D1 \rightarrow t1
 RF-D2 \rightarrow t2

S3

iR5-3 \rightarrow RF-A3
 t3 \rightarrow RE-D3

S5

iR11-9 \rightarrow RF-A1
 RF-D1 \rightarrow t1
 iR50 \rightarrow [SE6] \rightarrow T2

S7

iR8-6 \rightarrow RF-A1
 RF-D1 \rightarrow t1
 iR5-0 \rightarrow [SE6] \rightarrow t2

S9

t3 \rightarrow memA
 iR11-9 \rightarrow A1
 RF-D1 \rightarrow memD

S12

PC \rightarrow memA, ALUA
 memD \rightarrow iR
 + 1 \rightarrow ALUB
 ALU-out \rightarrow PC, t3

S12

$E3 \rightarrow RF-D3$
 $LR_{11-9} \rightarrow RF-A3$
 $PC \rightarrow ALU$
 $LR_{8-0} \rightarrow SE_9 \rightarrow ALUB$
 $ALU\ out \rightarrow PC$


S13

$E3 \rightarrow RF-D3$
 $LR_{11-9} \rightarrow RF-A3$
 $LR_{8-6} \rightarrow RF-A1$
 $RF-D1 \rightarrow PC$

S14S14


$LR_{11-9} \rightarrow RF-A1$
 $RF-D1 \rightarrow ALU-A$
 $LR_{8-0} \rightarrow SE_9 \rightarrow ALUB$
 $ALU\ out \rightarrow PC$

Data Path



Control Points

Finite State Map



List of Components

- Program Counter
- Instruction Register
- Sign Extender of 9 bit
- Sign Extender of 6 bit
- Register Selector
- Memory
- Register File
- Temporary Register 1, 2, 3
- ALU
- Left Shifter

These files are added in the zip folder.