

Project 1IITB-RISC

17.04.2022

Umang Babu - 200070085

Ayush Anant - 20D070019

Disha Pabri - 20D070027

Harsh Kumar Garg - 20D070034

Content


- Instruction Encoding
 List of States
- 3. Instruction State Flow
- 4. Data Path
- 5. Control Points
- 6. Finite State Maps7. List of Components


Instructions Encoding


ADD:	00_01	RA	RB	RC	0	00
ADC:	00_01	RA	RB	RC	0	10
ADZ:	00_01	RA	RB	RC	0	01
ADL:	00_01	RA	RB	RC	0	11
ADI:	00_00	RA	RB	6 bit Immediate		
NDU:	00_10	RA	RB	RC	0	00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_00	RA	9 bit Immediate			
LW:	01_11	RA	RB	6 bit Immediate		
SW:	01_01	RA	RB	6 bit Immediate		
LM:	11_00	RA	0 + 8 bits corresponding to Reg R0 to R7 (right to left)			
SM:	11_01	RA	0 + 8 bits corresponding to Reg R0 to R7 (right to left)			
BEQ:	10_00	RA	RB	6 bit Immediate		
JAL:	10_01	RA	9 bit Immediate offset			
JLR:	10_10	RA	RB	000_000		
JRI	10_11	RA	9 bit Immediate offset			

Note: Here we will consider op_code of LHI to be "00_11".


Instruction State Flow








List of States






L3-RF D3 LR,11-9-18FA3 LR8-6-18FA1 RF-101-18C

5.13


1811-9-> RF-AI RF-DI->ALV-A iR80-> (SE9) -> ALVB 21V-out -> PC

513

Data Path



Control Points



Finite State Map



List of Components

- Program Counter
- Instruction Register
- Sign Extender of 9 bit
- Sign Extender of 6 bit
- Register Selector
- Memory
- Register File
- Temporary Register 1, 2, 3
- ALU
- Left Shifter

These files are added in the zip folder.