

Course Project

VLSI Design


Ayush Kumar Lall – 2020122001

< SECTION 1 > The proposed structure of the adder is based on carry look ahead implementation. In this I have included blocks of D flip flops, propagation and generate block, carry block and adder block.

Initially values that are supposed to be added are loaded in the D flip flops. Since it is addition of 4 bits i.e. first no. Is given as $A = A_3 A_2 A_1 A_0$ and second no. Is given as $B = B_3 B_2 B_1 B_0$. So total of 8 D flip flops will be required to load these values and then there is also an input carry which will also require one D flip flop, to at starting total of 9 D flip flops were used. These values are then passed to the propagate and generate block, such that $P_i = A_i \oplus B_i$ will generate propagated value and $G_i = A_i \cdot B_i$ will give ‘generate’ output. After propagate and generate value were received, these were then passed to the carry block which will give output as $\text{Carry} = G_i + P_i \cdot C_i$. After we get the carry value, we pass it to the adder block which will generate sum of the values, given by the expression $\text{Sum} = P_i \oplus C_i$.

Structure:

As discussed above I have implemented the CLA adder, whose schematic diagram can be seen as below. So we can see how the input A and B are giving propagate and generate values, which are then used for generating carry values, which finally help us to get the final sum values.



Advantages of CLA :-

- CLA Adders generate the carry-in for each full adder simultaneously, by using simplified equations involving P_i , G_i , and C_{in} .
- This system reduces the propagation delay. This is because the output carry at any stage is dependent only on the first Carry signal given at the input.
- It is the fastest adder when compared to other addition mechanisms.


Disadvantages of CLA:-

- The carry-lookahead adder circuit gets more complicated as the number of variables increase.

- The circuit for a carry-lookahead adder is expensive as it involves more hardware.
- As the number of variables increases, the circuit implements more hardware. Thus, when the carry-lookahead adder is implemented as an IC, the area is bound to increase.

< SECTION 2 > Based on the above information, I implemented the CLA adder with the required D flip flops and other components.


1st component is D flip flop, whose implementation is as given below:



So this is the schematic diagram of the positive edge triggered D flip flop that I have used for my implementation. In this when the clock pulse input exceeds a specific threshold level, the inputs are locked out and the flip-flop is not affected by further changes in the inputs until the clock pulse returns to 0 and another pulse occurs.


It can be observed that for the implementation of this nand gates are being used. Whose transistor level structure can be observed as :

So, in this taking care of the logical effort the sizes of the NMOS and PMOS were taken as same i.e. of 40λ each.




This nand gate is used for the implementation of the D flip flop and keeping the sizes same.

It can be observe that there is also one 3 input nand gate, for which I implemented it using 2 input nand gates and a inverter whose schematic is as given below:



So we can see the 3 input nand gate implementation using 2 input nand gates and an inverter. The size of inverter is choosen keeping in mind value of logical effort that is 1. So, the size of the inverter used is 3.6λ for the PMOS and 1.8λ for the NMOS.

2nd component is propagate and generate block, which are composed of XOR and AND gates respectively. For the implementation of the XOR and AND gates I have used NAND gates only. The schematic for the implementation of XOR gate is as follows:




Here also the size of NAND gates are kept same only, i.e. 40λ each.

While, for the implementation of the AND gate I kept an inverter infornt of the NAND gate, where the size of the NAND and inverter is same as discussed above.

3rd component is Carry block whose operation is given as

$\text{Carry} = \text{Gi} + \text{Pi} \cdot \text{Ci}$, so for this we need AND gate and OR gate. The AND gate implementation is as discussed above and for the case of OR gate, I have implemented this also using NAND gate and inverter, for general understanding we can see the schematic given below:




Where I have directly used inverter instead of connecting two inputs of the NAND gates, to make the output inverted.

4th component is adder block. Now, after we got the carry values and propagate values, we can find the corresponding sum values, for which we can use XOR gates, whose implementation is same as discussed above.


< SECTION 3 > Lets look at the simulation of each of the block.

So, for the D flip flop, the output should give the same value as the supplied input at every positive edge of the clock and if the input changes its value in negative edge clock then the output will hold the previous value. So below are the simulation results:


CLOCK



INPUT



OUTPUT



Above we can see the given clock pulses, the input to the D flip flop and the corresponding output. It can be observed that the input at 40ns is transiting to high value which is about 1.8v and at that corresponding time instance we can see that clock pulse is having its positive edge, so the value should reflect at the output, and we can observe the same happening. Now, at time 60ns the input is transiting to low value but the clock pulse is not having its positive edge at that time instance, so the output holds its previous value. At 80ns we can see that clock is having its positive edge and input is having low value at that point, so at time 80ns the output will also reflect this and its value will go down to low value.

The netlist for this D flip flop is :

```


1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.099
4 .param w = {20*LAMBDA}
5 .param width_P={2*w}
6 .param width_N={2*w}
7 .global gnd vdd
8
9 Vdd vdd gnd 'SUPPLY'
10 vIn1 D_0 pulse 1.8 0 0n 100p 100p 40.04n 60n
11 vIn2 clk_0 pulse 0 1.8 .044n 100p 100p 20n 40n
12
13
14 .subckt nand A B out vdd gnd
15 M1      out    A   k     gnd CMOSN W={width_N}  L={2*LAMBDA}
16 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
17
18 M2      out    A   vdd  vdd CMOSP W={width_P}  L={2*LAMBDA}
19 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
20
21 M3      k     B   gnd  gnd CMOSN W={width_N}  L={2*LAMBDA}
22 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
23
24 M4      out    B   vdd  vdd CMOSP W={width_P}  L={2*LAMBDA}
25 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
26 .ends nand
27
28
29 .subckt three_nand A B C out vdd gnd
30 M1      out    A   k     gnd CMOSN W={width_N}  L={2*LAMBDA}
31 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
32
33 M2      out    A   vdd  vdd CMOSP W={width_P}  L={2*LAMBDA}
34 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
35
36 M3      k     B   p     gnd CMOSN W={width_N}  L={2*LAMBDA}
37 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
38
39 M4      out    B   vdd  vdd CMOSP W={width_P}  L={2*LAMBDA}
40 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
41
42 M5      p     C   gnd  gnd CMOSN W={width_N}  L={2*LAMBDA}
43 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
44
45 M6      out    C   vdd  vdd CMOSP W={width_P}  L={2*LAMBDA}
46 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
47 .ends three_nand
48
49 .subckt inv yi xi vdd gnd
50 M1      yi    xi    gnd CMOSN W={width_N}  L={2*LAMBDA}
51 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
52 M2      yi    xi    vdd  vdd CMOSP W={width_P}  L={2*LAMBDA}
53 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
54 .ends inv
55
56
57
58
59
60 x1 ox4 A0_bar A0 vdd gnd nand
61 x2 ox5 A0 A0_bar vdd gnd nand
62 x3 ox6 ox4 ox3 vdd gnd nand
63 x4 ox3 clk ox4 vdd gnd nand
64 x7 ox4 clk ox7 vdd gnd nand
65 x8 ox8 ox7 vdd gnd nand
66 x5 ox8 ox6 ox5 vdd gnd nand
67 x6 D ox5 ox6 vdd gnd nand
68
69
70
71
72 *x5 ox4 ox6 clk ox5 vdd gnd three_nand
73
74
75 .tran 0.1n 100n
76
77 .control
78 set hcopyrightcolor = 1
79 set color0=white
80 set color1=black
81
82 run
83 set curplottitle="Ayush-2020122001"
84
85 *plot v(s_bar)
86 plot v(clk)
87 plot v(D)
88 plot v(A0)
89 set hcopyrightcolor = 1
90 *hardcopy DFF_input.eps v(D)
91 *hardcopy DFF_clock.eps v(clk)
92 *hardcopy DFF_output.eps v(A0)
93 .endc

```


After the D flip flop we have propagate and generate block which will give result same as xor gate for the propagate values and generate will give values same as that of the AND gate.

So the propagate simulation result will give value as:

INPUT




PROPAGATE
OUTPUT



So we can see that for the input A_0 and B_0 we are getting corresponding propagate value, which reassembles XOR gate value and we can observe that whenever both A_0 and B_0 are having same value then the propagate will result into low value and when A_0 and B_0 are complement of each other, then we will see high value for the propagate.

For generate we should get output similar to that of the AND gate output. So the simulation result is as follows:-



So we can see how the generate output is given result simular to that of the AND gate, so whenever the input value A0 and B0 are high, we will get high value at the output also, for rest of the cases we will get low value.

NETLIST for propagate and generate block is as follows:

```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w ={20*LAMBDA}
5 .param width_P={2w}
6 .param width_N={2w}
7 .param width_P_i = ({LAMBDA}*50)
8 .param width_N_i = ({LAMBDA}*20)
9 .global gnd vdd
10
11 Vdd vdd gnd 'SUPPLY'
12
13 vin1 A1 0 pulse 0 1.8 0n 100p 100p 19.9n 40n
14 vin2 A1 0 pulse 0 1.8 0n 100p 100p 19.9n 40n
15 vin3 A2 0 pulse 0 1.8 0n 100p 100p 19.9n 40n
16 vin4 A3 0 pulse 0 1.8 0n 100p 100p 19.9n 40n
17
18 vin5 B1 0 pulse 0 1.8 0n 100p 100p 49.9n 100n
19 vin6 B1 0 pulse 0 1.8 0n 100p 100p 49.9n 100n
20 vin7 B2 0 pulse 0 1.8 0n 100p 100p 49.9n 100n
21 vin8 B3 0 pulse 0 1.8 0n 100p 100p 49.9n 100n
22
23
24
25 .subckt nand A B out vdd gnd
26 M1 out A k gnd CMOSN W={width_N} L={2*LAMBDA}
27 + AS={5*width_N*LAMBDA} PS=[10*LAMBDA+2*width_N] AD=[10*LAMBDA+2*width_N]
28
29 M2 out A vdd gnd CMOSP W={width_P} L={2*LAMBDA}
30 + AS={5*width_P*LAMBDA} PS=[10*LAMBDA+2*width_P] AD=[10*LAMBDA+2*width_P]
31
32 M3 k B gnd gnd CMOSN W={width_N} L={2*LAMBDA}
33 + AS={5*width_N*LAMBDA} PS=[10*LAMBDA+2*width_N] AD=[10*LAMBDA+2*width_N]
34
35 M4 out B vdd gnd CMOSP W={width_P} L={2*LAMBDA}
36 + AS={5*width_P*LAMBDA} PS=[10*LAMBDA+2*width_P] AD=[10*LAMBDA+2*width_P]
37 .ends nand
38
39 .subckt inv yi xi vdd gnd
40 M1 yi xi gnd gnd CMOSN W={width_N_i} L={2*LAMBDA}
41 + AS={5*width_N_i*LAMBDA} PS=[10*LAMBDA+2*width_N_i] AD={5*width_N_i*LAMBDA}
42 PD=[10*LAMBDA+2*width_N_i]
42 M2 yi xi vdd gnd CMOSP W={width_P_i} L={2*LAMBDA}
43 + AS={5*width_P_i*LAMBDA} PS=[10*LAMBDA+2*width_P_i] AD={5*width_P_i*LAMBDA}
44 PD=[10*LAMBDA+2*width_P_i]
44 .ends inv
45
46 ****XOR_gate*****
47 .subckt xor dina dnbo outx vdd gnd
48 .subckt xor_dna dnbo outx1 vdd gnd nand
49 xx1 dna dnbo outx1 vdd gnd nand
50 xx2 dna dnbo outx2 vdd gnd nand
51 xx3 dna dnbo outx1 outx3 vdd gnd nand
52 xx4 outx2 outx3 outx vdd gnd nand
53 .ends xor
54
55 *****AND_GATE*****
56 .subckt and_g in1 in2 aout vdd gnd
57 xx1 t1 in1 in2 out_nan vdd gnd nand
58 xx2 aout out_nan vdd gnd inv
59 .ends and_g
60
61 *****OR_GATE*****
62 .subckt or_g in1 in2 orout vdd gnd
63 xx1 t2 in1 in2 vdd gnd inv
64 xx2 ou1 in2 vdd gnd inv
65 xx9 ou1 ou2 orout vdd gnd nand
66 .ends or_g
67
68
69 *****Generate*****
70
71 x140 A0 B0 g0 vdd gnd and_g
72 x141 A1 B1 g1 vdd gnd and_g
73 x142 A2 B2 g2 vdd gnd and_g
74 x143 A3 B3 g3 vdd gnd and_g
75
76 *****propagate*****
77 x144 A0 B0 p0 vdd gnd xor
78 x145 A1 B1 p1 vdd gnd xor
79 x146 A2 B2 p2 vdd gnd xor
80 x147 A3 B3 p3 vdd gnd xor
81
82
83
84 .tran 0.1n 200n
85
86 .control
87 set hcopyrightcolor = 1
88 set color0=white
89 set color1=black
90
91 run
92 set curplottitle="Ayush-2020122001"
93
94 *plot v(x_bar)
95 *plot v(CLk)
96 plot v(A0) v(B0)
97 plot v(p0)
```

After we get the propagate and generate values, we will use them for finding the carry values which is given by the equation

Carry = $G_i + P_i \cdot C_i$ so it can be observed that for generating carry we will require both AND gate and OR gate. On expanding the carry we will get the following equations:

$$C_1 = (C_{in} \cdot P_0) + G_0$$


$$C_2 = (C_{in} \cdot P_0 \cdot P_1) + (G_0 \cdot P_1) + G_1$$

$$C_3 = G_2 + (P_2 \cdot G_1) + (P_2 \cdot P_1 \cdot G_0) + (P_2 \cdot P_1 \cdot P_0 \cdot C_{in})$$


$$C_4 = (C_{in} \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3) + (P_3 \cdot P_2 \cdot P_1 \cdot G_0) + (P_3 \cdot P_2 \cdot G_1) \\ + (G_2 \cdot P_3) + G_3$$

So we can see that in CLA adder we dont have to wait for the carry to generate in order to generate the next carry. All the carry can be generated from the single input carry. Also as we start calculating the values of the carry we will observe that complexity of the carry generation will increase. The simulation result of the carry is as follows:


INPUT A0



INPUT B0



OUTPUT CARRY



So we can observe that when the input A0 and B0 both are of High bit, we will get high value for carry also. For more analysis we can refer **Carry = Gi + Pi . Ci** So in this case Gi will give high output as both A0 and B0 are high and Gi behave same as that of AND gate while Pi.Ci will result in Low value as Pi behave as XOR gate and so the it will give low value as both A0 and B0 are high. Hence overall the carry will be of high value.
Thus we can see that the carry is working as expected. We can give a look at the corresponding NETLIST for this below :-

NETLIST for carry block


```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = [20*LAMBDA]
5 .param width_P=[2*w]
6 .param width_N=[2*w]
7 .global gnd vdd
8
9 vdd      vdd      gnd      'SUPPLY'
10
11
12 vin1 A0 0 pulse 0 1.8 0n 10p 10p 30n 500n
13 vin6 A1 0 pulse 0 1.8 0n 10p 10p 30n 500n
14 vin7 A2 0 pulse 0 0 0n 10p 10p 30n 500n
15 vin8 A3 0 pulse 0 1.8 0n 10p 10p 30n 500n
16
17
18 vin9 B0 0 pulse 0 1.8 0n 10p 10p 30n 500n
19 vin10 B1 0 pulse 0 0 0n 10p 10p 30n 500n
20 vin11 B2 0 pulse 0 1.8 0n 10p 10p 30n 500n
21 vin12 B3 0 pulse 0 1.8 0n 10p 10p 30n 500n
22
23 vinh_carry car0 0 0
24
25
26 .subckt nand A B out vdd gnd
27 M1      out      A      k      gnd      CMOSN      W=[width_N]      L=[2*LAMBDA]
28 + AS=[5*width_N*LAMBDA] PS=[10*LAMBDA+2*width_N] AD=[5*width_N*LAMBDA] PD=[10*LAMBDA+2*width_N]
29
30 M2      out      A      vdd      vdd      CMOSP      W=[width_P]      L=[2*LAMBDA]
31 + AS=[5*width_P*LAMBDA] PS=[10*LAMBDA+2*width_P] AD=[5*width_P*LAMBDA] PD=[10*LAMBDA+2*width_P]
32
33 M3      k      B      gnd      gnd      CMOSN      W=[width_N]      L=[2*LAMBDA]
34 + AS=[5*width_N*LAMBDA] PS=[10*LAMBDA+2*width_N] AD=[5*width_N*LAMBDA] PD=[10*LAMBDA+2*width_N]
35
36 M4      out      B      vdd      vdd      CMOSP      W=[width_P]      L=[2*LAMBDA]
37 + AS=[5*width_P*LAMBDA] PS=[10*LAMBDA+2*width_P] AD=[5*width_P*LAMBDA] PD=[10*LAMBDA+2*width_P]
38 .ends nand
39
40 .subckt inv yi xi vdd gnd
41 M1      yi      xi      gnd      gnd      CMOSN      W=[width_N]      L=[2*LAMBDA]
42 + AS=[5*width_N*LAMBDA] PS=[10*LAMBDA+2*width_N] AD=[5*width_N*LAMBDA] PD=[10*LAMBDA+2*width_N]
43 M2      yi      xi      vdd      vdd      CMOSP      W=[width_P]      L=[2*LAMBDA]
44 + AS=[5*width_P*LAMBDA] PS=[10*LAMBDA+2*width_P] AD=[5*width_P*LAMBDA] PD=[10*LAMBDA+2*width_P]
45 .ends inv
46
47
48 *****XOR gate*****
49 .subckt xor dda ddb outx vdd gnd
50 xxi dda ddb outx1 vdd gnd nand
51 xx2 dda outx1 outx2 vdd gnd nand
52 xx3 ddb outx1 outx3 vdd gnd nand
53 xx4 outx2 outx3 outx vdd gnd nand
54 .ends xor
55
56 *****AND GATE*****
57 .subckt and_g in1 in2 aout vdd gnd
58 xx5 in1 in2 out_nan vdd gnd nand
59 xx6 aout out_nan vdd gnd inv
60 .ends and_g
61
62 *****OR GATE*****
63 .subckt or_g inn1 inn2 orout vdd gnd
64 xx7 ou1 inn1 vdd gnd inv
65 xx8 ou2 inn2 vdd gnd inv
66 xx9 ou1 ou2 orout vdd gnd nand
67 .ends or_g
68
69
70
71 *****Generate*****
72
73 x140 A0 B0      g0 vdd gnd and_g
74 x141 A1 B1      g1 vdd gnd and_g
75 x142 A2 B2      g2 vdd gnd and_g
76 x143 A3 B3      g3 vdd gnd and_g
77
78 *****Propagate*****
79 x144 A0 B0      p0 vdd gnd xor
80 x145 A1 B1      p1 vdd gnd xor
81 x146 A2 B2      p2 vdd gnd xor
82 x147 A3 B3      p3 vdd gnd xor
83
84 *****carry*****
85 *****c1*****
86 x148 p0 car0 ccout1 vdd gnd and_g
87 x149 ccout1 g0 c1 vdd gnd or_g
88
89 *****c2*****
90 x150 car0 p1 ccout2 vdd gnd and_g
91 x151 ccout2 p0 ccout3 vdd gnd and_g
92 x152 p1 g0 ccout4 vdd gnd and_g
93 x153 ccout4 ccout3 ccout5 vdd gnd or_g
94 x154 ccout5 g1 c2 vdd gnd or_g
95
96 *****c3*****
97 x155 g1 p2 ccout6 vdd gnd and_g
98 x156 p2 p1 ccout7 vdd gnd and_g
99 x157 ccout7 g0 ccout8 vdd gnd and_g
100 x158 p2 p1 ccout9 vdd gnd and_g
101 x159 ccout9 p0 ccout10 vdd gnd and_g
102 x160 ccout10 car0 ccout11 vdd gnd and_g
103 x161 ccout6 ccout8 ccout12 vdd gnd or_g
104 x162 ccout11 g2 ccout13 vdd gnd or_g
105 x163 ccout12 ccout13 c3 vdd gnd or_g
106
107 *****c4*****
108 x164 car0 p0 ccout14 vdd gnd and_g
109 x165 ccout14 p1 ccout15 vdd gnd and_g
110 x166 ccout15 p2 ccout16 vdd gnd and_g
111 x167 ccout16 p3 ccout17 vdd gnd and_g
112 x168 p3 p2 ccout18 vdd gnd and_g
113 x169 p1 ccout18 ccout19 vdd gnd and_g
114 x170 ccout19 g0 ccout20 vdd gnd and_g
115 x171 p3 p2 ccout21 vdd gnd and_g
116 x172 g1 ccout21 ccout22 vdd gnd and_g
117 x173 g2 p3 ccout23 vdd gnd and_g
118 x174 ccout17 ccout20 ccout24 vdd gnd or_g
119 x175 ccout22 ccout23 ccout25 vdd gnd or_g
120 x176 ccout25 ccout24 ccout26 vdd gnd or_g
121 x177 ccout26 g3 c4 vdd gnd or_g
122
123
124
125 .tran 0.1n 130n
126
127 .control
128 set hcopypscolor = 1
129 set color0=white
130 set color1=black
131
132 run
133 set curplottitle="Ayush-2020122001"
134
135 plot v(A0) v(B0)
136 plot v(c1)
137 plot v(B0)
138 set hcopypscolor = 1
139 hardcopy input.eps v(A0)
140 hardcopy output.eps v(c1)
141 hardcopy input_B.eps v(B0)
142 .endc


```

After we generated carry values, we can now use this with propagate values to generate the sum, which is nothing but XORing the values of carry and propagate. The simulation results for adder block is as follows:

INPUTS



ADDER OUTPUT



So, it can be seen that when two inputs, one of bit value 1 (High voltage value) and other of bit value 0 (LOW voltage value) are added together, will result into bit value 1 (High voltage value). Which is also observable from the above given graphs. Hence the adder block is also working.

NETLIST for adder block:

```


1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {20*LAMBDA}
5 .param width_P={2^w}
6 .param width_N={2^w}
7 .global gnd vdd
8
9 vdd vdd gnd 'SUPPLY'
10
11 v1n1 D 0 pulse 0 0 0n 100p 100p 30n 500n
12 v1n6 D1 0 pulse 0 1.8 0n 100p 100p 30n 500n
13 v1n7 D2 0 pulse 0 0 0n 100p 100p 30n 500n
14 v1n8 D3 0 pulse 0 1.8 0n 100p 100p 30n 500n
15
16 v1n9 Db 0 pulse 0 1.8 0n 100p 100p 30n 500n
17 v1n10 Db1 0 pulse 0 0 0n 100p 100p 30n 500n
18 v1n11 Db2 0 pulse 0 1.8 0n 100p 100p 30n 500n
19 v1n12 Db3 0 pulse 0 1.8 0n 100p 100p 30n 500n
20
21 v1n_carry cinp 0 0
22
23 .subckt nand A B out vdd gnd
24 M1 out A k gnd CMOSN W={width_N} L={2*LAMBDA}
25 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
26
27 M2 out A vdd vdd CMOSP W={width_P} L={2*LAMBDA}
28 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
29
30 M3 k B gnd gnd CMOSN W={width_N} L={2*LAMBDA}
31 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
32
33 M4 out B vdd vdd CMOSP W={width_P} L={2*LAMBDA}
34 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
35 .ends nand
36
37 .subckt inv yi xi vdd gnd
38 M1 yi xi gnd gnd CMOSN W={width_N} L={2*LAMBDA}
39 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
40 M2 yi xi vdd vdd CMOSP W={width_P} L={2*LAMBDA}
41 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
42 .ends inv
43
44
45 *****XOR gate*****
46 .subckt xor da db outx vdd gnd
47 x1i da db outx1 vdd gnd nand
48 x2i da outx1 outx2 vdd gnd nand
49 x3i db outx1 outx3 vdd gnd nand
50 x4i outx2 outx3 outx vdd gnd nand
51 .ends xor
52
53 ****AND GATE*****
54 .subckt and_g in1 in2 aout vdd gnd
55 xx5 in1 in2 out_nan vdd gnd nand
56 xx6 aout out_nan vdd gnd inv
57 .ends and_g
58
59 *****OR GATE*****
60 .subckt or_g inn1 inn2 orout vdd gnd
61 xx7 ou1 inn1 vdd gnd inv
62 xx8 ou2 inn2 vdd gnd inv
63 xx9 ou1 ou2 orout vdd gnd nand
64 .ends or_g
65
66
67
68 *****Generate*****
69
70 x40 D Db g0 vdd gnd and_g
71 x41 D1 Db1 g1 vdd gnd and_g
72 x42 D2 Db2 g2 vdd gnd and_g
73 x43 D3 Db3 g3 vdd gnd and_g
74
75 *****Propagate*****
76 x44 D Db p0 vdd gnd xor
77 x45 D1 Db1 p1 vdd gnd xor
78 x46 D2 Db2 p2 vdd gnd xor
79 x47 D3 Db3 p3 vdd gnd xor
80
81 *****carry*****
82 *****c1*****
83 x148 p0 cinp ccout1 vdd gnd and_g
84 x149 ccout1 g0 c1 vdd gnd or_g
85
86 *****c2*****
87 x150 cinp p1 ccout2 vdd gnd and_g
88 x151 ccout2 p0 ccout3 vdd gnd and_g
89 x152 p1 g0 ccout4 vdd gnd and_g
90 x153 ccout4 ccout3 ccout5 vdd gnd or_g
91 x154 ccout5 g1 c2 vdd gnd or_g
92
93 *****c3*****
94 x155 g1 p2 ccout6 vdd gnd and_g
95 x156 p2 p1 ccout7 vdd gnd and_g
96 x157 ccout7 g0 ccout8 vdd gnd and_g
97 x158 p2 p1 ccout9 vdd gnd and_g
98 x159 ccout9 p0 ccout10 vdd gnd and_g
99 x160 ccout10 cinp ccout11 vdd gnd and_g
100 x161 ccout6 ccout8 ccout12 vdd gnd or_g
101 x162 ccout11 g2 ccout13 vdd gnd or_g
102 x163 ccout12 ccout13 c3 vdd gnd or_g
103
104 *****c4*****
105 x164 cinp p0 ccout14 vdd gnd and_g
106 x165 ccout14 p1 ccout15 vdd gnd and_g
107 x166 ccout15 p2 ccout16 vdd gnd and_g
108 x167 ccout16 p3 ccout17 vdd gnd and_g
109 x168 p3 p2 ccout18 vdd gnd and_g
110 x169 p1 ccout18 ccout19 vdd gnd and_g
111 x170 ccout19 g0 ccout20 vdd gnd and_g
112 x171 p3 p2 ccout21 vdd gnd and_g
113 x172 g1 ccout21 ccout22 vdd gnd and_g
114 x173 g2 p3 ccout23 vdd gnd and_g
115 x174 ccout17 ccout20 ccout24 vdd gnd or_g
116 x175 ccout22 ccout23 ccout25 vdd gnd or_g
117 x176 ccout25 ccout24 ccout26 vdd gnd or_g
118 x177 ccout26 g3 c4 vdd gnd or_g
119
120
121 *****sum*****
122 x56 cinp p0 s0 vdd gnd xor
123 x57 c1 p1 s1 vdd gnd xor
124 x58 c2 p2 s2 vdd gnd xor
125 x59 c3 p3 s3 vdd gnd xor
126
127
128
129
130
131 .tran 0.1n 100n
132
133 .control
134 set hcopypscolor = 1
135 set color0=white
136 set color1=black
137
138 run
139 set curplottitle="Ayush-2020122001"
140
141 *plot v(s_bar)
142 plot v(s0)
143 *plot v(Db)
144 *plot v(D)
145 plot v(D) v(Db)
146 *plot v(outs0)
147 *plot v(c4)
148 set hcopypscolor = 1
149 hardcopy input.eps v(D) v(Db)
150 hardcopy output.eps v(s0)
151 .endc

```

< SECTION 4 > In this part it is asked to find the setup time, hold time and clock to Q delay, for D flip flop.

Setup time:

Setup Time is the amount of time the synchronous input (D) must show up, and be stable before the capturing edge of clock. This is so that the data can be stored successfully in the storage device.




In order to calculate the setup time for the D flip flop, I first gave a delay of 2ns to the clock and then start reducing the delay till I get the absurd value for the given input, on doing so, I got my setup time as 0.044ns.

Hold time:


Hold Time is the amount of time the synchronous input (D) stays long enough after the capturing edge of clock so that the data can be stored successfully in the storage device. In order to find this I increased the pulse value, say 40.2 ns (while the clock period is 40ns) and then I start decreasing the value of the pulse till I get the unexpected value at the output, in my case, that occurred at 40.05 ns, so the hold time is of 0.05ns

Clock to Q delay:

This delay refer to the delay that occurs when there is a positive edge of the clock which takes the input value and then give out the respective output. For more insight we can give a look at the below timing diagram which give us a general idea of how we can find the delays.



So as per the above timing diagram we can see d_{cq} represent the clock to Q delay. Using the above logic I tried to find the clock to Q delay and the graph given below to justify my approach.




So, here a_0 represent the output and clk is given clock pulses. The difference between these pulses will result into the corresponding clock to Q delay.


< SECTION 5 > STICK DIAGRAM

For my implementation, I have used NAND gates and inverters to make the rest of the gates so that complications can be reduced. As discussed before we can see how XOR, AND and OR gates were formed with the help of NAND gate and INVERTERS.

Below is the stick diagram for the inverter that I have used



Stick Diagram for NAND gate is as follows:



So we can see the implementation of the NAND gate and inverter with the help of the stick diagram, and every type of line represent some kind of material which are marked accordingly.

In the above section we saw how to implement gates with the help of stick diagrams now the same logic is being used to implement gates and other circuits in the MAGIC tool. In the proceeding section we will see implementation of various blocks in the MAGIC.


< SECTION 6 > Magic layout of each block

In this part we will look at each block's MAGIC layout output and look at the post layout result.

(A) D flip flop:

As discussed in section 2, I have implemented positive edge triggered D flip flop with the help of NAND gates, its corresponding MAGIC layout is as given below:

D FLIP FLOP MAGIC LAYOUT



D FLIP FLOP SCHEMATIC






Diagram of three input NAND gate used for making D flip flop




The simulation of the above D flip flop is as follows:


INPUT CLOCK



INPUT VALUE



OUTPUT VALUE



So we can see that when there is positive edge of the clock we will see the output reflecting the value same as that of the input, while at negative edge of the clock the output holds that value. So the D flip flop is performing as expected and giving the correct output. The difference between prelayout and post layout is that, when we make layout in MAGIC, we are using metal wires for inter-connections and also several other diffusion material, so, these material will led to generation of the parasitic capacitances which will add some noise to the original values. This will also increase delay for retrieving the output value.

The corresponding **NETLIST** is :

```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {20*LAMBDA}
5 .param width_P={2*w}
6 .param width_N={2*w}
7 .global gnd vdd
8
9 Vdd      vdd      gnd      'SUPPLY'
10 v1n1 D gnd pulse 0 1.8 0n 100p 100p 30n 60n
11 v1n2 clk gnd pulse 0 1.8 0n 100p 100p 20n 40n
12
13
14 .option scale=0.09u
15
16 M1000 a_195_n244# a_30_n223# gnd Gnd CMOSN w=20 l=2
17 + ad=100 pd=50 as=5760 ps=890
18 M1001 a_195_n244# a_30_n223# vdd w_86_n4# CMOSP w=50 l=2
19 + ad=250 pd=110 as=1170 ps=1776
20 M1002 a_30_n81# a_n7_n412# gnd Gnd CMOSN w=40 l=2
21 + ad=1480 pd=154 as=0 ps=0
22 M1003 a_67_n144# a_30_n141# a_30_n81# Gnd CMOSN w=40 l=2
23 + ad=760 pd=118 as=0 ps=0
24 M1004 a_67_n144# a_n7_n412# vdd w_0_0# CMOSP w=40 l=2
25 + ad=1480 pd=154 as=0 ps=0
26 M1005 vdd a_30_n141# a_67_n144# w_0_0# CMOSP w=40 l=2
27 + ad=0 pd=0 as=0 ps=0
28 M1006 vdd a_n7_n412# a_67_n474# w_176_n229# CMOSP w=40 l=2
29 + ad=0 pd=0 as=1480 ps=154
30 M1007 S a_30_n141# vdd w_302_n149# CMOSP w=40 l=2
31 + ad=1480 pd=154 as=0 ps=0
32 M1008 a_30_n223# a_30_n141# a_30_n311# Gnd CMOSN w=40 l=2
33 + ad=760 pd=118 as=1480 ps=154
34 M1009 a_n7_n412# a_67_n474# a_30_n383# Gnd CMOSN w=40 l=2
35 + ad=760 pd=118 as=1480 ps=154
36 M1010 vdd S S_bar w_302_n229# CMOSP w=40 l=2
37 + ad=0 pd=0 as=1480 ps=154
38 M1011 a_332_n52# a_30_n141# gnd Gnd CMOSN w=40 l=2
39 + ad=1480 pd=154 as=0 ps=0
40 M1012 a_67_n474# a_195_n244# vdd w_176_n229# CMOSP w=40 l=2
41 + ad=0 pd=0 as=0 ps=0
42 M1013 S S_bar a_332_n52# Gnd CMOSN w=40 l=2
43 + ad=760 pd=118 as=0 ps=0
44 M1014 a_30_n311# clk gnd Gnd CMOSN w=40 l=2
45 + ad=0 pd=0 as=0 ps=0
46 M1015 a_30_n383# D gnd Gnd CMOSN w=40 l=2
47 + ad=0 pd=0 as=0 ps=0
48 M1016 vdd a_67_n144# a_30_n141# w_0_n150# CMOSP w=40 l=2
49 + ad=0 pd=0 as=1480 ps=154
50 M1017 S_bar a_67_n474# vdd w_302_n229# CMOSP w=40 l=2
51 + ad=0 pd=0 as=0 ps=0


52 M1018 a_67_n474# a_n7_n412# a_206_n310# Gnd CMOSN w=40 l=2
53 + ad=760 pd=118 as=1480 ps=154
54 M1019 vdd a_67_n474# a_n7_n412# w_0_n480# CMOSP w=40 l=2
55 + ad=0 pd=0 as=1480 ps=154
56 M1020 S_bar S a_332_n310# Gnd CMOSN w=40 l=2
57 + ad=760 pd=118 as=1480 ps=154
58 M1021 a_30_n141# clk vdd w_0_n150# CMOSP w=40 l=2
59 + ad=0 pd=0 as=0 ps=0
60 M1022 a_30_n53# clk gnd Gnd CMOSN w=40 l=2
61 + ad=1480 pd=154 as=0 ps=0
62 M1023 vdd a_30_n141# a_30_n223# w_0_n230# CMOSP w=40 l=2
63 + ad=0 pd=0 as=1384 ps=122
64 M1024 a_206_n310# a_195_n244# gnd Gnd CMOSN w=40 l=2
65 + ad=0 pd=0 as=0 ps=0
66 M1025 a_n7_n412# D vdd w_0_n480# CMOSP w=40 l=2
67 + ad=0 pd=0 as=0 ps=0
68 M1026 a_332_n310# a_67_n474# gnd Gnd CMOSN w=40 l=2
69 + ad=0 pd=0 as=0 ps=0
70 M1027 a_30_n141# a_67_n144# a_30_n53# Gnd CMOSN w=40 l=2
71 + ad=760 pd=118 as=0 ps=0
72 M1028 vdd S_bar S w_302_n149# CMOSP w=40 l=2
73 + ad=0 pd=0 as=0 ps=0
74 M1029 a_30_n223# clk vdd w_0_n230# CMOSP w=40 l=2
75 + ad=0 pd=0 as=0 ps=0
76 C0 a_67_n474# Gnd 3.23ff
77 C1 S Gnd 2.10ff
78 C2 w_0_n480# Gnd 5.46ff
79 C3 w_302_n229# Gnd 5.46ff
80 C4 w_0_n230# Gnd 5.46ff
81 C5 w_302_n149# Gnd 5.46ff
82 C6 w_0_n150# Gnd 5.46ff
83 C7 gnd Gnd 5.39ff
84 C8 a_30_n141# Gnd 4.12ff
85 C9 a_n7_n412# Gnd 5.47ff
86 C10 vdd Gnd 8.04ff
87 C11 w_0_0# Gnd 5.46ff
88
89 .tran 0.1n 100n
90
91 .control
92 set hcopypscolor = 1
93 set color0=white
94 set color1=black
95
96 run
97 set curplottitle="Ayush-2020122001"
98
99 *plot v(s_bar)
100 plot v(clk)
101 plot v(D)
102 plot v(S)
103 set hcopypscolor = 1

```


(B) Propagate and generate block:

As discussed in section 2, I have implemented the propagate and generate block with the help of AND and XOR gates, the corresponding MAGIC layout is as follows:

**PROPAGATE AND GENERATE
MAGIC LAYOUT**




**SCHEMATIC DIAGRAM
OF PROPAGATE AND
GENERATE BLOCK**




So the output for the propagate part is coming as:

INPUT VALUES




OUTPUT VALUE




For the generate part output will come as:

INPUT VALUES



OUTPUT VALUES



So we can observe that the propagate and generate blocks are giving outputs as expected. Since this is a post-layout simulation, so we will have effects of parasitic capacitances also, which will lead to increase in the delay of the output values.

The corresponding **NETLIST** is as follows:


```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {20*LAMBDA}
5 .param width_P={2*w}
6 .param width_N={2*w}
7 .global gnd vdd
8
9 vin1 p1 0 pulse 0 1.8 0n 100p 100p 19.9n 40n
10 vin2 p2 0 pulse 0 1.8 0n 100p 100p 49.9n 100n
11 Vdd      vdd      gnd      'SUPPLY'
12
13 .option scale=0.09u
14
15 M1000 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
16 + ad=1480 pd=154 as=4100 ps=650
17 M1001 a_109_86# p2 a_30_n81# Gnd CMOSN w=40 l=2
18 + ad=760 pd=118 as=0 ps=0
19 M1002 a_109_86# p1 vdd w_0_0# CMOSP w=40 l=2
20 + ad=1480 pd=154 as=8050 ps=1300
21 M1003 vdd p2 a_109_86# w_0_0# CMOSP w=40 l=2
22 + ad=0 pd=0 as=0 ps=0
23 M1004 vdd a_154_188# pout w_239_99# CMOSP w=40 l=2
24 + ad=0 pd=0 as=1480 ps=154
25 M1005 pout a_154_188# a_269_18# Gnd CMOSN w=40 l=2
26 + ad=760 pd=118 as=1480 ps=154
27 M1006 vdd a_109_86# a_154_106# w_124_99# CMOSP w=40 l=2
28 + ad=0 pd=0 as=1480 ps=154
29 M1007 a_154_188# p1 vdd w_124_179# CMOSP w=40 l=2
30 + ad=1480 pd=154 as=0 ps=0
31 M1008 a_154_106# a_109_86# a_154_18# Gnd CMOSN w=40 l=2
32 + ad=760 pd=118 as=1480 ps=154
33 M1009 vdd a_109_86# a_154_188# w_124_179# CMOSP w=40 l=2
34 + ad=0 pd=0 as=0 ps=0
35 M1010 a_154_276# p1 gnd Gnd CMOSN w=40 l=2
36 + ad=1480 pd=154 as=0 ps=0
37 M1011 a_269_18# a_154_106# gnd Gnd CMOSN w=40 l=2
38 + ad=0 pd=0 as=0 ps=0
39 M1012 a_154_188# a_109_86# a_154_276# Gnd CMOSN w=40 l=2
40 + ad=760 pd=118 as=0 ps=0
41 M1013 a_154_18# p2 gnd Gnd CMOSN w=40 l=2
42 + ad=0 pd=0 as=0 ps=0
43 M1014 pout a_154_106# vdd w_239_99# CMOSP w=40 l=2
44 + ad=0 pd=0 as=0 ps=0
45 M1015 a_154_106# p2 vdd w_124_99# CMOSP w=40 l=2
46 + ad=0 pd=0 as=0 ps=0
47 M1016 gout m1_83_86# gnd Gnd CMOSN w=20 l=2
48 + ad=100 pd=50 as=0 ps=0
49 M1017 gout m1_83_86# vdd w_86_n4# CMOSP w=50 l=2
50 + ad=250 pd=110 as=0 ps=0
51 M1018 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
52 + ad=1480 pd=154 as=0 ps=0
53 M1019 m1_83_86# p2 a_30_n81# Gnd CMOSN w=40 l=2
54 + ad=760 pd=118 as=0 ps=0
55 M1020 m1_83_86# p1 vdd w_0_0# CMOSP w=40 l=2
56 + ad=1480 pd=154 as=0 ps=0
57 M1021 vdd p2 m1_83_86# w_0_0# CMOSP w=40 l=2
58 + ad=0 pd=0 as=0 ps=0
59 C0 w_0_0# Gnd 5.46ff
60 C1 w_239_99# Gnd 5.46ff
61 C2 w_0_0# Gnd 5.46ff
62
63
64
65
66 .tran 0.1n 200n
67
68 .control
69 set hcopypscolor = 1
70 set color0=white
71 set color1=black
72
73 run
74 set curplottitle="Ayush-2020122001"
75
76 *plot v(a)
77 plot v(p1) v(p2)
78 *plot v(db)
79 plot v(gout)
80 set hcopypscolor = 1
81 hardcopy inputs.eps v(p1) v(p2)
82 hardcopy output.eps v(gout)
83 .endc


```

(C) Carry block :

Similar to what discussed in section 2, I have used AND gate and OR gate to implement my carry block. I have kept 1.8v as the initial value of the carry for the simulations. The magic layout of the carry block is as given below:




SCHEMATIC DIAGRAM
OF CARRY BLOCK AND
SUM BLOCK




After we get the layout, spice netlist is extracted and we will get the carry output based on the input given.

So in my case I have given input carry value as 1.8v (i.e. high value) and one of the inputs as 1.8v and other as 0v. So the output carry should be of high value as $\text{Carry} = \text{Gi} + \text{Pi} \cdot \text{Ci}$ so in this case Pi will result into high value and Ci is also of high value, thus overall the carry output will be high. Below are the corresponding simulation results:


INPUT VALUES



CARRY INPUT



CARRY OUT



So from the above results we can see that the carry block is giving the values as expected. The difference between the prelayout and the postlayout results is the occurrence of the parasitic capacitances which introduces some delay in the circuit.

The **NETLIST** for the above carry block is as follows:-

```


1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {20*LAMBDA}
5 .param width_P={2*w}
6 .param width_N={2*w}
7 .global gnd vdd
8
9 vin1 p1 0 pulse 0 1.8 0n 100p 100p 30n 600n
10 vin2 p2 0 pulse 0 0 0n 100p 100p 30n 400n
11 *vin4 x_in2 0 pulse 0 1.8 0n 100p 100p 29.9n 60n
12 *vin3 pin 0 pulse 0 1.8 0n 100p 100p 19.9n 40n
13 vin5 cin0 0 pulse 0 1.8 0n 100p 100p 30n 600n
14 Vdd      vdd      gnd      'SUPPLY'
15
16
17
18 * SPICE3 file created from carry_final.ext - technology: scmos
19
20 .option scale=0.09u
21
22 M1000 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
23 + ad=1480 pd=154 as=5940 ps=994
24 M1001 a_109_86# p2 a_30_n81# Gnd CMOSN w=40 l=2
25 + ad=760 pd=118 as=0 ps=0
26 M1002 a_109_86# p1 vdd w_0_0# CMOSP w=40 l=2
27 + ad=1480 pd=154 as=11920 ps=2106
28 M1003 vdd p2 a_109_86# w_0_0# CMOSP w=40 l=2
29 + ad=0 pd=0 as=0 ps=0
30 M1004 vdd a_154_188# pin_p w_239_99# CMOSP w=40 l=2
31 + ad=0 pd=0 as=1480 ps=154
32 M1005 pin_p a_154_188# a_269_18# Gnd CMOSN w=40 l=2
33 + ad=760 pd=118 as=1480 ps=154
34 M1006 vdd a_109_86# a_154_106# w_124_99# CMOSP w=40 l=2
35 + ad=0 pd=0 as=1480 ps=154
36 M1007 a_154_188# p1 vdd w_124_179# CMOSP w=40 l=2
37 + ad=1480 pd=154 as=0 ps=0
38 M1008 a_154_106# a_109_86# a_154_18# Gnd CMOSN w=40 l=2
39 + ad=760 pd=118 as=1480 ps=154
40 M1009 vdd a_109_86# a_154_188# w_124_179# CMOSP w=40 l=2
41 + ad=0 pd=0 as=0 ps=0
42 M1010 a_154_276# p1 gnd Gnd CMOSN w=40 l=2
43 + ad=1480 pd=154 as=0 ps=0
44 M1011 a_269_18# a_154_106# gnd Gnd CMOSN w=40 l=2
45 + ad=0 pd=0 as=0 ps=0
46 M1012 a_154_188# a_109_86# a_154_276# Gnd CMOSN w=40 l=2
47 + ad=760 pd=118 as=0 ps=0
48 M1013 a_154_18# p2 gnd Gnd CMOSN w=40 l=2
49 + ad=0 pd=0 as=0 ps=0
50 M1014 pin_p a_154_106# vdd w_239_99# CMOSP w=40 l=2
51 + ad=0 pd=0 as=0 ps=0
52 M1015 a_154_106# p2 vdd w_124_99# CMOSP w=40 l=2
53 + ad=0 pd=0 as=0 ps=0
54 M1016 gout m1_83_86# gnd Gnd CMOSN w=20 l=2
55 + ad=106 pd=50 as=0 ps=0
56 M1017 gout m1_83_86# vdd w_0_486# CMOSP w=50 l=2
57 + ad=250 pd=110 as=0 ps=0
58 M1018 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
59 + ad=1480 pd=154 as=0 ps=0
60 M1019 m1_83_86# p2 a_30_n81# Gnd CMOSN w=40 l=2
61 + ad=760 pd=118 as=0 ps=0
62 M1020 m1_83_86# p1 vdd w_0_0# CMOSP w=40 l=2
63 + ad=1480 pd=154 as=0 ps=0
64 M1021 vdd p2 m1_83_86# w_0_0# CMOSP w=40 l=2
65 + ad=0 pd=0 as=0 ps=0
66 M1022 a_18_85# gout gnd Gnd CMOSN w=20 l=2
67 + ad=106 pd=50 as=0 ps=0
68 M1023 a_18_85# gout vdd w_86_n4# CMOSP w=50 l=2
69 + ad=250 pd=110 as=0 ps=0
70 M1024 a_30_n81# a_18_85# gnd Gnd CMOSN w=40 l=2
71 + ad=1480 pd=154 as=0 ps=0
72 M1025 carr_out a_69_95# a_30_n81# Gnd CMOSN w=40 l=2
73 + ad=760 pd=118 as=0 ps=0
74 M1026 carr_out a_18_85# vdd w_0_0# CMOSP w=40 l=2
75 + ad=1480 pd=154 as=0 ps=0
76 M1027 vdd a_69_95# carr_out w_0_0# CMOSP w=40 l=2
77 + ad=0 pd=0 as=0 ps=0
78 M1028 gnd o_ca a_69_95# Gnd CMOSN w=20 l=2
79 + ad=0 pd=0 as=100 ps=50
80 M1029 vdd o_ca a_69_95# w_115_92# CMOSP w=50 l=2
81 + ad=0 pd=0 as=250 ps=110
82 M1030 a_399_30# cino gnd Gnd CMOSN w=40 l=2
83 + ad=1480 pd=154 as=0 ps=0
84 M1031 a_399_69# pin_p a_399_30# Gnd CMOSN w=40 l=2
85 + ad=760 pd=118 as=0 ps=0
86 M1032 a_399_69# cino vdd w_480_0# CMOSP w=40 l=2
87 + ad=1480 pd=154 as=0 ps=0
88 M1033 vdd pin_p a_399_69# w_480_0# CMOSP w=40 l=2
89 + ad=0 pd=0 as=0 ps=0
90 M1034 o_ca a_399_69# gnd Gnd CMOSN w=20 l=2
91 + ad=100 pd=50 as=0 ps=0
92 M1035 o_ca a_399_69# vdd w_473_109# CMOSP w=50 l=2
93 + ad=75 pd=35 as=0 ps=0
94 C0 w_480_0# Gnd 5.46FF
95 C1 gnd Gnd 3.77FF
96 C2 w_0_0# Gnd 5.46FF
97 C3 w_0_0# Gnd 5.46FF
98 C4 w_239_99# Gnd 5.46FF
99 C5 w_0_0# Gnd 5.46FF
100
101
102
103 .tran 0.1n 200n
104
105 .control
106 set hcopypscolor = 1
107 set color0=white
108 set color1=black
109
110 *** x_in1 is g0 and inp2 is p0
111
112 run
113 set curplottitle="Ayush-2020122001"
114
115 *plot v(a)
116 plot v(p1) v(p2)
117 *plot v(db)
118 *plot v(a_car)
119 *plot v(pin_p)
120 plot v(carr_out)
121 plot v(cin0)
122 *plot v(o_ca)
123 set hcopypscolor = 1
124 hardcopy input.eps v(p1) v(p2)
125 hardcopy out.eps v(carr_out)
126 hardcopy cin1.eps v(cin0)
127 .endc

```


(D) SUM block:

As discussed in the section 2, I am using XOR gates made with the help of NAND gates to implement my SUM block. The corresponding MAGIC layout is as given below:

MAGIC LAYOUT OF ADDER BLOCK




SUM AND CARRY SCHEMATIC




For the simulation of the above ADD block I have used input 1 as low i.e. 0v and input 2 as high i.e. 1.8v and the input carry as 0, so the resulting output should of high value i.e. 1.8v. Lets verify this from the below given simulation graph:

INPUT VALUES



OUTPUT VALUE



So from the above graphs we can see that output is coming as high value when one of the input is low and other is high and the input carry is low, which is as expected. So the difference between prelayout and the postlayout is the inclusion of parasitic capacitances which ultimately led to increase in the delays. These are generated due to the presence of metals used for connections and other deposition material used.

The NETLIST for the above adder is :


```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {20*LAMBDA}
5 .param width_P={2*w}
6 .param width_N={2*w}
7 .global gnd vdd
8
9 vin1 p1 0 pulse 0 1.8 On 100p 100p 30n 600n
10 vin2 p2 0 pulse 0 0 On 100p 100p 30n 400n
11
12 vin5 cin0 0 pulse 0 0 On 100p 100p 30n 600n
13 Vdd vdd gnd 'SUPPLY'
14
15
16 * SPICE3 file created from carry_add.ext - technology: scmos
17
18 .option scale=0.09u
19
20 M1000 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
21 + ad=1480 pd=154 as=9140 ps=1474
22 M1001 a_109_86# p2 a_30_n81# Gnd CMOSN w=40 l=2
23 + ad=760 pd=118 as=0 ps=0
24 M1002 a_109_86# p1 vdd w_0_0# CMOSP w=40 l=2
25 + ad=1480 pd=154 as=18160 ps=3058
26 M1003 vdd p2 a_109_86# w_0_0# CMOSP w=40 l=2
27 + ad=0 pd=0 as=0 ps=0
28 M1004 vdd a_154_188# pin_p w_239_99# CMOSP w=40 l=2
29 + ad=0 pd=0 as=1480 ps=154
30 M1005 pin_p a_154_188# a_269_18# Gnd CMOSN w=40 l=2
31 + ad=760 pd=118 as=1480 ps=154
32 M1006 vdd a_109_86# a_154_106# w_124_99# CMOSP w=40 l=2
33 + ad=0 pd=0 as=1480 ps=154
34 M1007 a_154_188# p1 vdd w_124_179# CMOSP w=40 l=2
35 + ad=1480 pd=154 as=0 ps=0
36 M1008 a_154_106# a_109_86# a_154_18# Gnd CMOSN w=40 l=2
37 + ad=760 pd=118 as=1480 ps=154
38 M1009 vdd a_109_86# a_154_188# w_124_179# CMOSP w=40 l=2
39 + ad=0 pd=0 as=0 ps=0
40 M1010 a_154_276# p1 gnd Gnd CMOSN w=40 l=2
41 + ad=1480 pd=154 as=0 ps=0
42 M1011 a_269_18# a_154_106# gnd Gnd CMOSN w=40 l=2
43 + ad=0 pd=0 as=0 ps=0
44 M1012 a_154_188# a_109_86# a_154_276# Gnd CMOSN w=40 l=2
45 + ad=760 pd=118 as=0 ps=0
46 M1013 a_154_18# p2 gnd Gnd CMOSN w=40 l=2
47 + ad=0 pd=0 as=0 ps=0
48 M1014 pin_p a_154_106# vdd w_239_99# CMOSP w=40 l=2
49 + ad=0 pd=0 as=0 ps=0
50 M1015 a_154_106# p2 vdd w_124_99# CMOSP w=40 l=2
51 + ad=0 pd=0 as=0 ps=0
52 M1016 gout m1_83_86# gnd Gnd CMOSN w=20 l=2
53 + ad=100 pd=50 as=0 ps=0
54 M1017 gout m1_83_86# vdd w_86_n4# CMOSP w=50 l=2
55 + ad=250 pd=110 as=0 ps=0
56 M1018 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
57 + ad=1480 pd=154 as=0 ps=0
58 M1019 m1_83_86# p2 a_30_n81# Gnd CMOSN w=40 l=2
59 + ad=760 pd=118 as=0 ps=0
60 M1020 m1_83_86# p1 vdd w_0_0# CMOSP w=40 l=2
61 + ad=1480 pd=154 as=0 ps=0
62 M1021 vdd p2 m1_83_86# w_0_0# CMOSP w=40 l=2
63 + ad=0 pd=0 as=0 ps=0
64 M1022 a_18_85# gout gnd Gnd CMOSN w=20 l=2
65 + ad=100 pd=50 as=0 ps=0
66 M1023 a_18_85# gout vdd w_86_n4# CMOSP w=50 l=2
67 + ad=250 pd=110 as=0 ps=0
68 M1024 a_30_n81# a_18_85# gnd Gnd CMOSN w=40 l=2
69 + ad=1480 pd=154 as=0 ps=0
70 M1025 carr_out a_69_95# a_30_n81# Gnd CMOSN w=40 l=2
71 + ad=760 pd=118 as=0 ps=0
72 M1026 carr_out a_18_85# vdd w_0_0# CMOSP w=40 l=2
73 + ad=1480 pd=154 as=0 ps=0
74 M1027 vdd a_69_95# Carr_out w_0_0# CMOSP w=40 l=2
75 + ad=0 pd=0 as=0 ps=0
76 M1028 gnd o_ca_a_69_95# Gnd CMOSN w=20 l=2
77 + ad=0 pd=0 as=100 ps=50
78 M1029 vdd o_ca_a_69_95# w_115_92# CMOSP w=50 l=2
79 + ad=0 pd=0 as=250 ps=110
80 M1030 a_844_66# a_729_154# gnd Gnd CMOSN w=40 l=2
81 + ad=1480 pd=154 as=0 ps=0
82 M1031 add_out a_729_154# vdd w_814_147# CMOSP w=40 l=2
83 + ad=1480 pd=154 as=0 ps=0
84 M1032 a_729_154# cin0 vdd w_699_147# CMOSP w=40 l=2
85 + ad=1480 pd=154 as=0 ps=0
86 M1033 a_399_30# cin0 gnd Gnd CMOSN w=40 l=2
87 + ad=1480 pd=154 as=0 ps=0
88 M1034 a_729_66# cin0 gnd Gnd CMOSN w=40 l=2
89 + ad=1480 pd=154 as=0 ps=0
90 M1035 vdd a_729_236# add_out w_814_147# CMOSP w=40 l=2
91 + ad=0 pd=0 as=0 ps=0
92 M1036 a_399_69# pin_p a_399_30# Gnd CMOSN w=40 l=2
93 + ad=760 pd=118 as=0 ps=0
94 M1037 vdd a_605_155# a_729_154# w_699_147# CMOSP w=40 l=2
95 + ad=0 pd=0 as=0 ps=0
96 M1038 a_399_69# cin0 vdd w_480_0# CMOSP w=40 l=2
97 + ad=1480 pd=154 as=0 ps=0
98 M1039 a_605_155# cin0 a_605_67# Gnd CMOSN w=40 l=2
99 + ad=760 pd=118 as=1480 ps=154
100 M1040 a_729_236# pin_p vdd w_699_227# CMOSP w=40 l=2
101 + ad=1480 pd=154 as=0 ps=0
102 M1041 vdd pin_p a_399_69# w_480_0# CMOSP w=40 l=2
103 + ad=0 pd=0 as=0 ps=0
104 M1042 add_out a_729_236# a_844_66# Gnd CMOSN w=40 l=2
105 + ad=760 pd=118 as=0 ps=0
106 M1043 vdd a_605_155# a_729_236# w_699_227# CMOSP w=40 l=2
107 + ad=0 pd=0 as=0 ps=0
108 M1044 a_605_155# pin_p vdd w_575_148# CMOSP w=40 l=2
109 + ad=1480 pd=154 as=0 ps=0
110 M1045 a_729_154# a_605_155# a_729_66# Gnd CMOSN w=40 l=2
111 + ad=760 pd=118 as=0 ps=0
112 M1046 vdd cin0 a_605_155# w_575_148# CMOSP w=40 l=2
113 + ad=0 pd=0 as=0 ps=0
114 M1047 o_ca_a_399_69# gnd Gnd CMOSN w=20 l=2
115 + ad=100 pd=50 as=0 ps=0
116 M1048 a_729_324# pin_p gnd Gnd CMOSN w=40 l=2
117 + ad=1480 pd=154 as=0 ps=0
118 M1049 o_ca_a_399_69# vdd w_473_109# CMOSP w=50 l=2
119 + ad=75 pd=35 as=0 ps=0
120 M1050 a_605_67# pin_p gnd Gnd CMOSN w=40 l=2
121 + ad=0 pd=0 as=0 ps=0
122 M1051 a_729_236# a_605_155# a_729_324# Gnd CMOSN w=40 l=2
123 + ad=760 pd=118 as=0 ps=0
124 C0 cin0 Gnd 3.05F
125 C1 a_605_155# Gnd 2.38FF
126 C2 w_480_0# Gnd 5.46FF
127 C3 w_814_147# Gnd 5.46FF
128 C4 w_699_147# Gnd 5.46FF
129 C5 w_575_148# Gnd 5.46FF
130 C6 w_699_227# Gnd 5.46FF
131 C7 gnd Gnd 3.73FF
132 C8 w_0_0# Gnd 5.46FF
133 C9 w_0_0# Gnd 5.46FF
134 C10 vdd Gnd 3.19FF
135 C11 w_239_99# Gnd 5.46FF
136 C12 w_0_0# Gnd 5.46FF
137
138
139
140 .tran 0.1n 200n
141
142 .control
143 set hcopyrightcolor = 1
144 set color0=white
145 set color1=black
146
147 *** x_in1 is g0 and inp2 is p0)
148
149 run
150 set curplottitle="Ayush-2020122001"


```

< SECTION 7 >

Now we saw all the components of the CLA adder, now in this section it is asked to combine all these blocks to get the final output.



First the input is given to the D flip flop, so that values will be given to the rest of the CLA adder components only when there is a positive edge. After the bit addition is calculated, resultant value will be passed to the Outer D flip flop, thus the input will be taken at the first positive edge and then the adder output will appear at the second cycle.



The simulation results are as follows:-

SIMULATIONS

Inputs:

$A = 1111$

$B = 0100$


carry_in = 0

Outputs:


$S = 0011$

Carry_out = 1

INPUT A




INPUT B




OUTPUT SUM

(Appearing at 2nd cycle)




CARRY OUT

(Appearing at 2nd cycle)




So if we look in a more detail way and analyze bits and their corresponding sums then we would get:

CLOCK




INPUT A3 + B3 = S3

$$1 + 0 + \text{CARRY} = 0, \text{ CARRY}=1$$




INPUT A2 + B2 = S2

$$1 + 1 = 0, \text{ CARRY} = 1$$




INPUT A1 + B1 = S1

$$1 + 0 = 1$$




INPUT A0 + B0 = S0

$$1 + 0 = 1$$



OUTPUT CARRY = 1



Lets look at one more case:

Inputs:

$$A = 0101$$

$$B = 1010$$


$$\text{carry_in} = 0$$

Outputs:


$$S = 1111$$

$$\text{Carry_out} = 0$$

INPUT A




INPUT B




OUTPUT SUM

(Appearing at 2nd cycle)




CARRY OUT

(Appearing at 2nd cycle)




On looking in a more detail way to analyze bits and their corresponding sums then we would get:

CLOCK




INPUT A3 + B3 = S3

$$0 + 1 = 1$$




INPUT A2 + B2 = S2

$$1 + 0 = 1$$




INPUT A1 + B1 = S1

$$0 + 1 = 1$$




INPUT A0 + B0 = S0

$$1 + 0 = 1$$



OUTPUT CARRY = 0



So in the above cases we can see that CLA adder is working as expected and giving the desired value. Also it can be observed that the input is coming at the first positive edge and the corresponding output is at the 2nd positive edge of the clock as per the requirements of the question.

The worst case delay for my circuit is coming out as:

```
Measurements for Transient Analysis
tprise_i3          = 4.009873e-09 targ= 5.000000e-11 trig= -3.959873e-09
tpfall_i3          = 4.009873e-09 targ= 5.000000e-11 trig= -3.959873e-09
tpd_i3             = 4.00987e-09
```

Worst case delay = 4ns

The **maximum clock frequency** till which the output is giving the correct output is $1/0.38\text{ns} = 2.63\text{GHz}$. On increasing the frequency more than this, leads to incorrect value.

So above we saw the implementation of whole CLA adder with the help of the NGSPICE. We also saw various blocks layout in MAGIC and their corresponding output. Now similar to how I combined all the blocks in NGSPICE to make CLA adder, I will combine all the blocks made in MAGIC to implement the CLA adder. So for that, the proposed floor plan is given below:

The corresponding netlist is given below:

NETLIST of CLA adder with NGSPICE (prelayout):

```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {20*LAMBDA}
5 .param width_P={2^w}
6 .param width_N={2^w}
7 .global gnd vdd
8
9 Vdd vdd gnd 'SUPPLY'
10
11
12 *vin1 D 0 pulse 0 1.8 0n 100p 100p 30n 300n
13 *vin2 D1 0 pulse 31.1 1.8 0n 100p 100p 60 300n
14 *vin3 D2 0 pulse 0 1.8 0n 100p 100p 29.9n 60n
15 *vin4 D3 0 pwl (0 0v 49.9ns 0v 50ns 1.8v 100ns 1.8v)
16 *vin4 D3 0 pulse 0 1.8 0n 100p 100p 29.9n 60n
17
18
19 *vin5 Db 0 0
20 *vin6 Db1 0 0
21 *vin7 Db2 0 0
22 *vin8 Db3 0 0
23 ****
24 vin1 D 0 pulse 0 1.8 0n 100p 100p 30n 500n
25 vin6 D1 0 pulse 0 0 0n 100p 100p 30n 500n
26 vin7 D2 0 pulse 0 1.8 0n 100p 100p 30n 500n
27 vin8 D3 0 pulse 0 0 0n 100p 100p 30n 500n
28
29
30 vin9 Db 0 pulse 0 0 0n 100p 10p 30n 500n
31 vin10 Db1 0 pulse 0 1.8 0n 100p 10p 30n 500n
32 vin11 Db2 0 pulse 0 0 0n 100p 10p 30n 500n
33 vin12 Db3 0 pulse 0 1.8 0n 100p 10p 30n 500n
34
35
36 *vin_clk clk 0 pulse 0 1.8 0.044n 100p 100p .2n .4n
37 vin_clk clk 0 pulse 0 1.8 0n 100p 100p 20n 40n
38 vin_carry cinp 0 pulse 0 0 0n 100p 10p 30n 500n
39
40 .subckt nand A B out vdd gnd
41 M1 out A k gnd CMOSN W={width_N} L={2*LAMBDA}
42 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
43
44 M2 out A vdd vdd CMOSP W={width_P} L={2*LAMBDA}
45 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
46
47 M3 k B gnd CMOSN W={width_N} L={2*LAMBDA}
48 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
49
50 M4 out B vdd vdd CMOSP W={width_P} L={2*LAMBDA}
51 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
52 .ends nand

100 x25 ox31 clk ox25 vdd gnd nand
101 x29 ox25 clk ox29 vdd gnd nand
102 x30 ox30 ox29 vdd gnd inv
103 x27 ox30 ox28 ox27 vdd gnd nand
104 x28 D3 ox27 ox28 vdd gnd nand
105 ****
106 ****
107
108
109
110
111 **** B ****
112 **** DFFB1 ****
113 x41 ox35 B0_bar B0 vdd gnd nand
114 x40 ox36 B0 B0_bar vdd gnd nand
115 x34 ox37 ox35 ox34 vdd gnd nand
116 x35 ox34 clk ox35 vdd gnd nand
117 x38 ox35 clk ox38 vdd gnd nand
118 x39 ox39 ox38 vdd gnd inv
119 x36 ox39 ox37 ox36 vdd gnd nand
120 x37 Db ox36 ox37 vdd gnd nand
121 ****
122
123 **** DFFB2 ****
124 x51 ox42 B1_bar B1 vdd gnd nand
125 x50 ox43 B1 B1_bar vdd gnd nand
126 x49 ox46 ox42 ox49 vdd gnd nand
127 x42 ox49 clk ox42 vdd gnd nand
128 x47 ox42 clk ox47 vdd gnd nand
129 x48 ox48 ox47 vdd gnd inv
130 x43 ox48 ox46 ox43 vdd gnd nand
131 x46 Db1 ox43 ox46 vdd gnd nand
132 ****
133
134 **** DFFB3 ****
135 x60 ox54 B2_bar B2 vdd gnd nand
136 x59 ox52 B2_B2_bar vdd gnd nand
137 x53 ox56 ox54 ox53 vdd gnd nand
138 x54 ox53 clk ox54 vdd gnd nand
139 x57 ox54 clk ox57 vdd gnd nand
140 x58 ox58 ox57 vdd gnd inv
141 x52 ox58 ox56 ox52 vdd gnd nand
142 x56 Db2 ox52 ox56 vdd gnd nand
143 ****
144
145 **** DFFB4 ****
146 x61 ox64 B3_bar B3 vdd gnd nand
147 x62 ox65 B3_B3_bar vdd gnd nand
148 x63 ox66 ox64 ox63 vdd gnd nand
149 x64 ox63 clk ox64 vdd gnd nand
53
54 .subckt inv yi xi vdd gnd
55 M1 yi xi gnd gnd CMOSN W={width_N} L={2*LAMBDA}
56 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
57 M2 yi xi vdd vdd CMOSP W={width_P} L={2*LAMBDA}
58 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
59 .ends inv
60
61 **** DFF1 ****
62 **** DFF1 ****
63 x1 ox4 A0_bar A0 vdd gnd nand
64 x2 ox5 A0_A0_bar vdd gnd nand
65 x3 ox4 ox4 ox3 vdd gnd nand
66 x4 ox3 Clk ox4 vdd gnd nand
67 x7 ox4 Clk ox7 vdd gnd nand
68 x8 ox8 ox7 vdd gnd inv
69 x5 ox8 ox5 vdd gnd nand
70 x6 D ox5 ox6 vdd gnd nand
71 ****
72
73 **** DFF2 ****
74 *** inverter ***
75 x15 ox9 A1_bar A1 vdd gnd nand
76 x16 ox10 A1_A1_bar vdd gnd nand
77 x12 ox11 ox9 ox12 vdd gnd nand
78 x9 ox12 Clk ox9 vdd gnd nand
79 x14 ox9 Clk ox14 vdd gnd nand
80 x13 ox13 ox14 vdd gnd inv
81 x10 ox13 ox11 ox10 vdd gnd nand
82 x11 D1 ox10 ox11 vdd gnd nand
83 ****
84
85 **** DFF3 ****
86 x24 ox17 A2_bar A2 vdd gnd nand
87 x23 ox18 A2_A2_bar vdd gnd nand
88 x22 ox19 ox17 ox22 vdd gnd nand
89 x17 ox22 Clk ox17 vdd gnd nand
90 x20 ox17 Clk ox20 vdd gnd nand
91 x21 ox21 ox21 vdd gnd inv
92 x18 ox21 ox19 ox18 vdd gnd nand
93 x19 D2 ox18 ox19 vdd gnd nand
94 ****
95
96 **** DFF4 ****
97 x33 ox25 A3_bar A3 vdd gnd nand
98 x32 ox27 A3_A3_bar vdd gnd nand
99 x31 ox28 ox25 ox31 vdd gnd nand
100 x67 ox64 Clk ox67 vdd gnd nand
101 x68 ox68 ox67 vdd gnd inv
102 x65 ox68 ox66 ox65 vdd gnd nand
103 x66 Db3 ox65 ox66 vdd gnd nand
104 ox65 ox66 ox65 vdd gnd nand
105 ****
106
107
108
109
110
111 **** B ****
112 **** DFFCarr ****
113 x71 ox74 car0_bar car0 vdd gnd nand
114 x72 ox75 car0 car0_bar vdd gnd nand
115 x73 ox76 ox74 ox73 vdd gnd nand
116 x74 ox73 Clk ox74 vdd gnd nand
117 x75 ox74 Clk ox77 vdd gnd nand
118 x76 ox78 ox77 vdd gnd inv
119 x75 ox78 ox76 ox75 vdd gnd nand
120 x76 ox75 ox75 ox76 vdd gnd nand
121
122
123 **** DFFB2 ****
124 x51 ox42 B1_bar B1 vdd gnd nand
125 x50 ox43 B1_B1_bar vdd gnd nand
126 x49 ox46 ox42 ox49 vdd gnd nand
127 x42 ox49 Clk ox42 vdd gnd nand
128 x47 ox42 Clk ox47 vdd gnd nand
129 x48 ox48 ox47 vdd gnd inv
130 x43 ox48 ox46 ox43 vdd gnd nand
131 x46 Db1 ox43 ox46 vdd gnd nand
132 ****
133
134 **** DFFB3 ****
135 x60 ox54 B2_bar B2 vdd gnd nand
136 x59 ox52 B2_B2_bar vdd gnd nand
137 x53 ox56 ox54 ox53 vdd gnd nand
138 x54 ox53 Clk ox54 vdd gnd nand
139 x57 ox54 Clk ox57 vdd gnd nand
140 x58 ox58 ox57 vdd gnd inv
141 x52 ox58 ox56 ox52 vdd gnd nand
142 x56 Db2 ox52 ox56 vdd gnd nand
143 ****
144
145 **** DFFB4 ****
146 x61 ox64 B3_bar B3 vdd gnd nand
147 x62 ox65 B3_B3_bar vdd gnd nand
148 x63 ox66 ox64 ox63 vdd gnd nand
149 x64 ox63 Clk ox64 vdd gnd nand
150 x67 ox64 Clk ox67 vdd gnd nand
151 x68 ox68 ox67 vdd gnd inv
152 x65 ox68 ox66 ox65 vdd gnd nand
153 x66 Db3 ox65 ox66 vdd gnd nand
154 ****
155
156
157
158 **** DFFCarr ****
159 x71 ox74 car0_bar car0 vdd gnd nand
160 x72 ox75 car0 car0_bar vdd gnd nand
161 x73 ox76 ox74 ox73 vdd gnd nand
162 x74 ox73 Clk ox74 vdd gnd nand
163 x77 ox74 Clk ox77 vdd gnd nand
164 x78 ox78 ox77 vdd gnd inv
165 x75 ox78 ox76 ox75 vdd gnd nand
166 x76 ox75 ox75 ox76 vdd gnd nand
167
168
169
170
171 ***** XOR gate ****
172 .subckt xor dda ddb outx vdd gnd
173 x11 dda ddb outx1 vdd gnd nand
174 x22 dda outx1 outx2 vdd gnd nand
175 x33 ddb outx1 outx3 vdd gnd nand
176 xx4 outx2 outx3 outx vdd gnd nand
177 .ends xor
178
179 ***** AND GATE ****
180 .subckt and_g in1 in2 aout vdd gnd
181 x55 in1 in2 out_nan vdd gnd nand
182 x56 aout out_nan vdd gnd inv
183 .ends and_g
184
185 ***** OR GATE ****
186 .subckt or_g inn1 inn2 orout vdd gnd
187 x77 ou1 inn1 vdd gnd inv
188 x8 ox2 inn2 vdd gnd inv
189 x9 ou1 ou2 orout vdd gnd nand
190 .ends or_g
191
192
193
194 ***** Generate ****
195
196 x140 A0 B0 g0 vdd gnd and_g
197 x141 A1 B1 g1 vdd gnd and_g
198 x142 A2 B2 g2 vdd gnd and_g
199 x143 A3 B3 g3 vdd gnd and_g


```

```

200
201 *****Propagate*****
202 x144 A0 B0 p0 vdd gnd xor
203 x145 A1 B1 p1 vdd gnd xor
204 x146 A2 B2 p2 vdd gnd xor
205 x147 A3 B3 p3 vdd gnd xor
206
207 *****carry*****
208 *****c1*****
209 x148 p0 car0 ccout1 vdd gnd and_g
210 x149 ccout1 g0 c1 vdd gnd or_g
211
212 *****c2*****
213 x150 car0 p1 ccout2 vdd gnd and_g
214 x151 ccout2 p0 ccout3 vdd gnd and_g
215 x152 p1 g0 ccout4 vdd gnd and_g
216 x153 ccout4 ccout3 ccout5 vdd gnd or_g
217 x154 ccout5 g1 c2 vdd gnd or_g
218
219 *****c3*****
220 x155 g1 p2 ccout6 vdd gnd and_g
221 x156 p2 p1 ccout7 vdd gnd and_g
222 x157 ccout7 g0 ccout8 vdd gnd and_g
223 x158 p2 p1 ccout9 vdd gnd and_g
224 x159 ccout9 p0 ccout10 vdd gnd and_g
225 x160 ccout10 car0 ccout11 vdd gnd and_g
226 x161 ccout6 ccout8 ccout12 vdd gnd or_g
227 x162 ccout11 g2 ccout13 vdd gnd or_g
228 x163 ccout12 ccout13 c3 vdd gnd or_g
229
230 *****c4*****
231 x164 car0 p0 ccout14 vdd gnd and_g
232 x165 ccout14 p1 ccout15 vdd gnd and_g
233 x166 ccout15 p2 ccout16 vdd gnd and_g
234 x167 ccout16 p3 ccout17 vdd gnd and_g
235 x168 p3 p2 ccout18 ccout19 vdd gnd and_g
236 x169 p1 ccout18 ccout19 vdd gnd and_g
237 x170 ccout19 g0 ccout20 vdd gnd and_g
238 x171 p3 p2 ccout21 vdd gnd and_g
239 x172 g1 ccout21 ccout22 vdd gnd and_g
240 x173 g2 p3 ccout23 vdd gnd and_g
241 x174 ccout17 ccout20 ccout24 vdd gnd or_g
242 x175 ccout22 ccout23 ccout25 vdd gnd or_g
243 x176 ccout25 ccout24 ccout26 vdd gnd or_g
244 x177 ccout26 g3 c4 vdd gnd or_g
245
246 *****sum*****
247 x156 car0 p0 s0 vdd gnd xor
248 x157 c1 p1 s1 vdd gnd xor
249 x158 c2 p2 s2 vdd gnd xor
250 x159 c3 p3 s3 vdd gnd xor
250 x159 c3 p3 s3 vdd gnd xor
251
252
253 *****final out *****
254 *****DFFs0*****
255 x89 ox84 sf0_bar sf0 vdd gnd nand
256 x82 ox85 sf0_sf0_bar vdd gnd nand
257 x83 ox86 ox84 ox83 vdd gnd nand
258 x84 ox83 clk ox84 vdd gnd nand
259 x87 ox84 clk ox87 vdd gnd nand
260 x88 ox88 ox87 vdd gnd inv
261 x85 ox88 ox86 ox85 vdd gnd nand
262 x86 s0 ox85 ox86 vdd gnd nand
263 *****
264 *****DFFs1*****
265 x91 ox94 sf1_bar sf1 vdd gnd nand
266 x92 ox95 sf1_sf1_bar vdd gnd nand
267 x93 ox96 ox94 ox93 vdd gnd nand
268 x94 ox93 clk ox94 vdd gnd nand
269 x97 ox94 clk ox97 vdd gnd nand
270 x98 ox98 ox97 vdd gnd inv
271 x95 ox98 ox96 ox95 vdd gnd nand
272 x96 s1 ox95 ox96 vdd gnd nand
273 *****
274
275 *****DFFs2*****
276 x101 ox104 sf2_bar sf2 vdd gnd nand
277 x102 ox105 sf2_sf2_bar vdd gnd nand
278 x103 ox106 ox104 ox103 vdd gnd nand
279 x104 ox103 clk ox104 vdd gnd nand
280 x107 ox104 clk ox107 vdd gnd nand
281 x108 ox108 ox107 vdd gnd inv
282 x105 ox108 ox106 ox105 vdd gnd nand
283 x106 s2 ox105 ox106 vdd gnd nand
284 *****
285
286 *****DFFs3*****
287 x111 ox114 sf3_bar sf3 vdd gnd nand
288 x112 ox115 sf3_sf3_bar vdd gnd nand
289 x113 ox116 ox114 ox113 vdd gnd nand
290 x114 ox113 clk ox114 vdd gnd nand
291 x117 ox114 clk ox117 vdd gnd nand
292 x118 ox118 ox117 vdd gnd inv
293 x115 ox118 ox116 ox115 vdd gnd nand
294 x116 s3 ox115 ox116 vdd gnd nand
295 *****
296
297 *****DFFcar*****
298 x121 ox124 car4_bar car4_vdd gnd nand
299 x122 ox125 car4_car4_bar vdd gnd nand
300 x123 ox126 ox124 ox123 vdd gnd nand
300 x123 ox126 ox124 ox123 vdd gnd nand
301 x124 ox123 clk ox124 vdd gnd nand
302 x127 ox124 clk ox127 vdd gnd nand
303 x128 ox128 ox127 vdd gnd inv
304 x125 ox128 ox126 ox125 vdd gnd nand
305 x126 c4 ox125 ox126 vdd gnd nand
306 *****
307
308
309 .tran 0.1n 130n
310 .measure tran tprise_I3
311 + TRIG v(car4) VAL='SUPPLY*0.5' Fall=0
312 + TARG v(D) VAL='SUPPLY*0.5' RISE=0
313 .measure tran tpfall_I3
314 + TRIG v(car4) VAL='SUPPLY*0.5' RISE=0
315 + TARG v(D) VAL='SUPPLY*0.5' FALL=0
316 .measure tran tpd_I3 param='(tprise_I3+tpfall_I3)/2' goal=0
317
318 .control
319 set hcopypscolor = 1
320 set color0=white
321 set color1=black
322
323 run
324 set curplottitle="Ayush-2020122001"
325
326 *plot v(sf0) v(sf1)+4 v(sf2)+8 v(sf3)+12
327 plot v(clk)
328 *plot v(D) v(D1) v(D2) v(D3)
329 *plot v(Db) v(Db1) v(Db2) v(Db3)
330 *plot v(sf0) v(sf1) v(sf2) v(sf3)
331 *plot v(D) v(outs0) v(Db)
332 *plot v(D1)
333 *plot v(Db)
334 plot v(D) v(Db) v(sf0)
335 plot v(D1) v(Db1) v(sf1)
336 plot v(D2) v(Db2) v(sf2)
337 plot v(D3) v(Db3) v(sf3)
338 *plot v(car4)
339 *plot v(sf2)
340 *plot v(sf1)
341 *plot v(Db1)
342 *plot v(Db2)
343 *plot v(Db3)
344 *plot v(c3) v(p3)
345 *plot v(outs1)
346 *plot v(outs2)
347 *plot v(outs3)
348 plot v(car4)

```


< SECTION 8 > Floor plan :




< SECTION 9 > CLA adder layout :

Till now all the simulation results were based on the NGSPICE implementation, now I will show the postlayout simulation results. Based on the above discussed floor plan I have made the CLA layout in MAGIC as given below:

MAGIC LAYOUT OF THE
CLA ADDER



SCHEMATIC
DIAGRAM OF CLA
ADDER



So based on the above layout the corresponding simulation results are as follows:

Inputs:

$A = 0101$

$B = 1010$


$\text{carry_in} = 0$

Outputs:


$S = 1111$

$\text{Carry_out} = 0$

INPUT A




INPUT B




OUTPUT SUM

(Appearing at 2nd cycle)




CARRY OUT

(Appearing at 2nd cycle)




On looking in a more detail way to analyze bits and their corresponding sums then we would get:

CLOCK




INPUT A3 + B3 = S3

$$0 + 1 = 1$$




INPUT A2 + B2 = S2

$$1 + 0 = 1$$




INPUT A1 + B1 = S1

$$0 + 1 = 1$$




INPUT A0 + B0 = S0

$$1 + 0 = 1$$




OUTPUT CARRY = 0




So it can be seen that the output is coming as expected and all the sum bits (yellow colour pulse in the above plot) are coming at the 2nd positive edge of the clock, as required by the question.

Lets look at the prelayout and postlayout result of the CLA adder for the above A = 0101 and B = 1010 :

PRE-LAYOUT SUM OUTPUT



POST-LAYOUT SUM OUTPUT



So we can see that the resulting output for the pre-layout and post-layout are coming out to be same in terms of sum's bit value, i.e. S = 1111 . Also as per the requirement of the question the output is appearing at the 2nd clock cycle. The difference between the pre-layout and post-layout CLA adder is the presence of the parasitic capacitances in the post-layout implementation, which result in increase of the delay of the output. In the next section, I have compared the parameters of prelayout implementation and postlayout implementation.

NETLIST for post-layout CLA adder :

```

1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param w = {10*LAMBDA}
5 .param width_=?{w}
6 .param width_N={w}
7 .global gnd vdd
8
9
10
11 vin18 da0 0 pulse 0 1.8  on 100p 100p 30n 500n.
12 vin6 D1 0 pulse 0 0  on 100p 100p 30n 500n
13 vin7 D2 0 pulse 0 1.8  on 100p 100p 30n 500n
14 vin8 D3 0 pulse 0 1.8  on 100p 100p 30n 500n
15
16 vin14 carry_in 0 pulse 0 0  on 100p 100p 30n 500n
17
18 vin13 D 0 pulse 0 1.8  on 100p 100p 30n 500n
19 vin10 Db1 0 pulse 0 0  on 100p 100p 30n 500n
20 vin11 Db2 0 pulse 0 0  on 100p 100p 30n 500n
21 vin12 Db3 0 pulse 0 1.8  on 100p 100p 30n 500n
22
23
24 vin5 Dcin 0 pulse 0 0  on 100p 100p 30n 500n
25 *vin13 cin0 0 1.8
26 vin_clk clk 0 pulse 0 1.8  on 100p 100p 20n 40n
27 Vdd  vdd  gnd  'SUPPLY'
28
29
30
31
32
33 * SPICE3 file created from clafinal_v.ext - technology: scmos
34
35 .option scale=0.09u
36
37 M1000 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
38 + ad=1480 pd=154 as=127561 ps=20791
39 M1001 a_109_86# a_30_n81# Gnd CMOSN w=40 l=2
40 + ad=760 pd=118 as=0 ps=0
41 M1002 a_109_86# p1 vdd w_0_0# CMOSP w=40 l=2
42 + ad=1480 pd=154 as=252040 ps=41762
43 M1003 vdd S a_109_86# w_0_0# CMOSP w=40 l=2
44 + ad=0 pd=0 as=0 ps=0
45 M1004 vdd a_154_188# pin_p w_239_99# CMOSP w=40 l=2
46 + ad=0 pd=0 as=1480 ps=154
47 M1005 pin_p a_154_188# a_269_18# Gnd CMOSN w=40 l=2
48 + ad=760 pd=118 as=1480 ps=154
49 M1006 vdd a_109_86# a_154_106# w_124_99# CMOSP w=40 l=2
50 + ad=0 pd=0 as=1480 ps=154
51 M1007 a_154_188# p1 vdd w_124_179# CMOSP w=40 l=2
52 + ad=1480 pd=154 as=0 ps=0

53 M1008 a_154_106# a_109_86# a_154_18# Gnd CMOSN w=40 l=2
54 + ad=760 pd=118 as=1480 ps=154
55 M1009 vdd a_109_86# a_154_188# w_124_179# CMOSP w=40 l=2
56 + ad=0 pd=0 as=0 ps=0
57 M1010 a_154_276# p1 gnd Gnd CMOSN w=40 l=2
58 + ad=1480 pd=154 as=0 ps=0
59 M1011 a_269_18# a_154_106# gnd Gnd CMOSN w=40 l=2
60 + ad=0 pd=0 as=0 ps=0
61 M1012 a_154_188# a_109_86# a_154_276# Gnd CMOSN w=40 l=2
62 + ad=760 pd=118 as=0 ps=0
63 M1013 a_154_18# S gnd Gnd CMOSN w=40 l=2
64 + ad=0 pd=0 as=0 ps=0
65 M1014 pin_p a_154_106# vdd w_239_99# CMOSP w=40 l=2
66 + ad=0 pd=0 as=0 ps=0
67 M1015 a_154_106# S vdd w_124_99# CMOSP w=40 l=2
68 + ad=0 pd=0 as=0 ps=0
69 M1016 gout m1_83_86# gnd Gnd CMOSN w=20 l=2
70 + ad=100 pd=50 as=0 ps=0
71 M1017 gout m1_83_86# vdd w_86_n4# CMOSP w=50 l=2
72 + ad=250 pd=110 as=0 ps=0
73 M1018 a_30_n81# p1 gnd Gnd CMOSN w=40 l=2
74 + ad=1480 pd=154 as=0 ps=0
75 M1019 m1_83_86# S a_30_n81# Gnd CMOSN w=40 l=2
76 + ad=760 pd=118 as=0 ps=0
77 M1020 m1_83_86# p1 vdd w_0_0# CMOSP w=40 l=2
78 + ad=1480 pd=154 as=0 ps=0
79 M1021 vdd S m1_83_86# w_0_0# CMOSP w=40 l=2
80 + ad=0 pd=0 as=0 ps=0
81 M1022 a_195_n244# a_30_n223# gnd Gnd CMOSN w=20 l=2
82 + ad=100 pd=50 as=0 ps=0
83 M1023 a_195_n244# a_30_n223# vdd w_86_n4# CMOSP w=50 l=2
84 + ad=250 pd=110 as=0 ps=0
85 M1024 a_30_n81# a_7_n412# gnd Gnd CMOSN w=40 l=2
86 + ad=1480 pd=154 as=0 ps=0
87 M1025 a_67_n144# a_30_n141# a_30_n81# Gnd CMOSN w=40 l=2
88 + ad=760 pd=118 as=0 ps=0
89 M1026 a_67_n144# a_7_n412# vdd w_0_0# CMOSP w=40 l=2
90 + ad=1480 pd=154 as=0 ps=0
91 M1027 vdd a_30_n141# a_67_n144# w_0_0# CMOSP w=40 l=2
92 + ad=0 pd=0 as=0 ps=0
93 M1028 vdd a_67_n412# a_67_n474# w_176_n229# CMOSP w=40 l=2
94 + ad=0 pd=0 as=1480 ps=154
95 M1029 S a_30_n141# vdd w_302_n149# CMOSP w=40 l=2
96 + ad=1480 pd=154 as=0 ps=0
97 M1030 a_30_n223# a_30_n141# a_30_n311# Gnd CMOSN w=40 l=2
98 + ad=760 pd=118 as=1480 ps=154
99 M1031 a_7_n412# a_67_n474# a_30_n383# Gnd CMOSN w=40 l=2
100 + ad=760 pd=118 as=1480 ps=154

101 M1032 vdd S_S_bar w_302_n229# CMOSP w=40 l=2
102 + ad=0 pd=0 as=1480 ps=154
103 M1033 a_332_n52# a_30_n141# gnd Gnd CMOSN w=40 l=2
104 + ad=1480 pd=154 as=0 ps=0
105 M1034 a_67_n474# a_195_n244# vdd w_176_n229# CMOSP w=40 l=2
106 + ad=0 pd=0 as=0 ps=0
107 M1035 S_S_bar a_332_n52# Gnd CMOSN w=40 l=2
108 + ad=760 pd=118 as=0 ps=0
109 M1036 a_30_n311# clk gnd Gnd CMOSN w=40 l=2
110 + ad=0 pd=0 as=0 ps=0
111 M1037 a_36_n383# D gnd Gnd CMOSN w=40 l=2
112 + ad=0 pd=0 as=0 ps=0
113 M1038 vdd a_67_n144# a_30_n141# w_0_n150# CMOSP w=40 l=2
114 + ad=0 pd=0 as=1480 ps=154
115 M1039 S_bar a_67_n474# vdd w_302_n229# CMOSP w=40 l=2
116 + ad=0 pd=0 as=0 ps=0
117 M1040 a_67_n474# a_7_n412# a_206_n310# Gnd CMOSN w=40 l=2
118 + ad=760 pd=118 as=1480 ps=154
119 M1041 vdd a_67_n474# a_7_n412# w_0_n480# CMOSP w=40 l=2
120 + ad=0 pd=0 as=1480 ps=154
121 M1042 S_bar a_332_n310# Gnd CMOSN w=40 l=2
122 + ad=760 pd=118 as=1480 ps=154
123 M1043 a_30_n141# clk vdd w_0_n150# CMOSP w=40 l=2
124 + ad=0 pd=0 as=0 ps=0
125 M1044 a_36_n53# clk gnd Gnd CMOSN w=40 l=2
126 + ad=1480 pd=154 as=0 ps=0
127 M1045 vdd a_30_n141# a_30_n223# w_0_n230# CMOSP w=40 l=2
128 + ad=0 pd=0 as=1384 ps=122
129 M1046 a_206_n310# a_195_n244# gnd Gnd CMOSN w=40 l=2
130 + ad=0 pd=0 as=0 ps=0
131 M1047 a_7_n412# D vdd w_0_n480# CMOSP w=40 l=2
132 + ad=0 pd=0 as=0 ps=0
133 M1048 a_332_n310# a_67_n474# gnd Gnd CMOSN w=40 l=2
134 + ad=0 pd=0 as=0 ps=0
135 M1049 a_30_n141# a_67_n144# a_30_n53# Gnd CMOSN w=40 l=2
136 + ad=760 pd=118 as=0 ps=0
137 M1050 vdd S_bar S w_302_n149# CMOSP w=40 l=2
138 + ad=0 pd=0 as=0 ps=0
139 M1051 a_30_n223# clk vdd w_0_n230# CMOSP w=40 l=2
140 + ad=0 pd=0 as=0 ps=0
141 M1052 a_2252_2303# a_2252_2551# a_2252_2391# Gnd CMOSN w=40 l=2
142 + ad=760 pd=118 as=1480 ps=154
143 M1053 a_112_2288# a_21_2286# a_24_2288# Gnd CMOSN w=40 l=2
144 + ad=1480 pd=154 as=760 ps=118
145 M1054 vdd dfo1 dfo2 w_2222_3284# CMOSP w=40 l=2
146 + ad=0 pd=0 as=1480 ps=154
147 M1055 a_2363_3497# a_2252_3541# gnd Gnd CMOSN w=20 l=2
148 + ad=100 pd=50 as=0 ps=0
149 M1056 a_1108_2669# a_1105_2667# a_1108_2648# Gnd CMOSN w=40 l=2
150 + ad=1480 pd=154 as=760 ps=118
151 M1057 a_2252_901# a_2252_983# a_2252_813# Gnd CMOSN w=40 l=2

152 + ad=760 pd=118 as=1480 ps=154
153 M1058 vdd a_1315_2726# cin2 w_1313_2589# CMOSP w=40 l=2
154 + ad=0 pd=0 as=1480 ps=154
155 M1059 gnd a_184_3225# a_182_3107# Gnd CMOSN w=20 l=2
156 + ad=0 pd=0 as=100 ps=50
157 M1060 a_2215_712# a_2289_650# a_2252_741# Gnd CMOSN w=40 l=2
158 + ad=760 pd=118 as=1480 ps=154
159 M1061 vdd a_2215_2692# a_2289_2630# w_2398_2875# CMOSP w=40 l=2
160 + ad=0 pd=0 as=1480 ps=154
161 M1062 a_351_1867# a_181_1867# vdd w_595_1779# CMOSP w=40 l=2
162 + ad=1480 pd=154 as=0 ps=0
163 M1063 gnd a_21_4201# a_185_3901# Gnd CMOSN w=40 l=2
164 + ad=0 pd=0 as=1480 ps=154
165 M1064 sum_3 a_2252_1643# vdd w_2524_1635# CMOSP w=40 l=2
166 + ad=1480 pd=154 as=0 ps=0
167 M1065 vdd a_1107_2897# a_1148_2781# w_1181_2851# CMOSP w=50 l=2
168 + ad=0 pd=0 as=250 ps=110
169 M1066 a_811_1702# B3 a_712_1646# Gnd CMOSN w=40 l=2
170 + ad=1480 pd=154 as=760 ps=118
171 M1067 a_514_372# a_181_370# a_351_370# Gnd CMOSN w=40 l=2
172 + ad=1480 pd=154 as=760 ps=118
173 M1068 a_2363_857# a_2252_901# vdd w_2349_887# CMOSP w=50 l=2
174 + ad=250 pd=110 as=0 ps=0
175 M1069 vdd carry_4 carry_4_bar w_2524_895# CMOSP w=40 l=2
176 + ad=0 pd=0 as=1480 ps=154
177 M1070 vdd a_1953_2999# add_out1 w_2038_2972# CMOSP w=40 l=2
178 + ad=0 pd=0 as=1480 ps=154
179 M1071 gnd gout3 a_1382_2136# Gnd CMOSN w=20 l=2
180 + ad=0 pd=0 as=100 ps=50
181 M1072 vdd a_1108_2648# a_1315_2726# w_1298_2720# CMOSP w=50 l=2
182 + ad=0 pd=0 as=250 ps=110
183 M1073 a_442_2767# a_351_2765# a_181_2765# Gnd CMOSN w=40 l=2
184 + ad=1480 pd=154 as=760 ps=118
185 M1074 vdd a_759_1974# a_883_1975# w_853_1966# CMOSP w=40 l=2
186 + ad=0 pd=0 as=1480 ps=154
187 M1075 vdd B2 a_759_2277# w_729_2270# CMOSP w=40 l=2
188 + ad=0 pd=0 as=1480 ps=154
189 M1076 vdd df1 a_2252_3871# w_2222_3864# CMOSP w=40 l=2
190 + ad=0 pd=0 as=1480 ps=154
191 M1077 vdd clk a_184_830# w_265_821# CMOSP w=40 l=2
192 + ad=0 pd=0 as=1480 ps=154
193 M1078 a_185_1965# B1 vdd w_266_1956# CMOSP w=40 l=2
194 + ad=1480 pd=154 as=0 ps=0
195 M1079 add_out3 a_1953_1855# vdd w_2038_1846# CMOSP w=40 l=2
196 + ad=1480 pd=154 as=0 ps=0
197 M1080 B1 a_185_1965# vdd w_346_1956# CMOSP w=40 l=2
198 + ad=1480 pd=154 as=0 ps=0
199 M1081 gnd a_181_1807# a_443_1507# Gnd CMOSN w=40 l=2
200 + ad=0 pd=0 as=1480 ps=154
201 M1082 a_712_2772# B1 vdd w_714_2798# CMOSP w=40 l=2
202 + ad=1480 pd=154 as=0 ps=0

```

```

203 M1083 gout3 a_712_2643# vdd w_698_2631# CMOSP w=50 l=2
204 + ad=250 pd=110 as=0 ps=0
205 M1084 sum_2_bar a_2289_1970# vdd w_2524_2215# CMOSP w=40 l=2
206 + ad=1480 pd=154 as=0 ps=0
207 M1085 vdd cin1 a_1829_2980# w_1799_2971# CMOSP w=40 l=2
208 + ad=0 pd=0 as=1480 ps=154
209 M1086 a_1107_2918# a_998_3101# a_1107_2897# Gnd CMOSN w=40 l=2
210 + ad=1480 pd=154 as=760 ps=118
211 M1087 vdd a_182_1191# a_21_1328# w_266_1124# CMOSP w=40 l=2
212 + ad=0 pd=0 as=1480 ps=154
213 M1088 a_185_1633# a_24_1809# a_21_1807# Gnd CMOSN w=40 l=2
214 + ad=1480 pd=154 as=760 ps=118
215 M1089 pin_p4 a_883_1893# a_998_2063# Gnd CMOSN w=40 l=2
216 + ad=760 pd=118 as=1480 ps=154
217 M1090 vdd cin0 a_1829_3377# w_1799_3370# CMOSP w=40 l=2
218 + ad=0 pd=0 as=1480 ps=154
219 M1091 a_1829_1854# pin_p4 vdd w_1799_1845# CMOSP w=40 l=2
220 + ad=1480 pd=154 as=0 ps=0
221 M1092 vdd a_1094_3546# cin1 w_1178_3479# CMOSP w=40 l=2
222 + ad=0 pd=0 as=1480 ps=154
223 M1093 a_2252_1231# a_2215_712# vdd w_2222_1224# CMOSP w=40 l=2
224 + ad=1480 pd=154 as=0 ps=0
225 M1094 a_2554_3052# a_2252_2963# gnd Gnd CMOSN w=40 l=2
226 + ad=1480 pd=154 as=0 ps=0
227 M1095 a_998_3101# a_883_3101# vdd w_968_3092# CMOSP w=40 l=2
228 + ad=1480 pd=154 as=0 ps=0
229 M1096 a_184_1809# a_181_1807# a_184_1788# Gnd CMOSN w=40 l=2
230 + ad=1480 pd=154 as=760 ps=118
231 M1097 vdd gout3 a_1106_1071# w_1076_1062# CMOSP w=40 l=2
232 + ad=0 pd=0 as=1480 ps=154
233 M1098 vdd clk a_184_1328# w_265_1300# CMOSP w=40 l=2
234 + ad=0 pd=0 as=1480 ps=154
235 M1099 a_1829_2251# pin_p3 vdd w_1799_2244# CMOSP w=40 l=2
236 + ad=1480 pd=154 as=0 ps=0
237 M1100 gnd a_184_351# a_182_233# Gnd CMOSN w=20 l=2
238 + ad=0 pd=0 as=100 ps=50
239 M1101 vdd clk a_181_1328# w_345_1300# CMOSP w=40 l=2
240 + ad=0 pd=0 as=1480 ps=154
241 M1102 a_1106_3102# a_998_3101# vdd w_1187_3093# CMOSP w=40 l=2
242 + ad=1480 pd=154 as=0 ps=0
243 M1103 a_759_1974# B3 a_759_2062# Gnd CMOSN w=40 l=2
244 + ad=760 pd=118 as=1480 ps=154
245 M1104 a_2252_2133# clk gnd Gnd CMOSN w=40 l=2
246 + ad=1480 pd=154 as=0 ps=0
247 M1105 sum_3_bar sum_3 a_2554_1474# Gnd CMOSN w=40 l=2
248 + ad=760 pd=118 as=1480 ps=154
249 M1106 a_1106_1532# pin_p4 gnd Gnd CMOSN w=40 l=2
250 + ad=1480 pd=154 as=0 ps=0
251 M1107 a_1147_1642# a_1113_2276# gnd Gnd CMOSN w=20 l=2
252 + ad=100 pd=50 as=0 ps=0

303 M1133 a_1110_1733# pin_p4 gnd Gnd CMOSN w=40 l=2
304 + ad=1480 pd=154 as=0 ps=0
305 M1134 a_181_3244# a_351_3244# vdd w_345_3216# CMOSP w=40 l=2
306 + ad=1480 pd=154 as=0 ps=0
307 M1135 gnd clk a_442_2767# Gnd CMOSN w=40 l=2
308 + ad=0 pd=0 as=0 ps=0
309 M1136 a_2252_3541# clk vdd w_2222_3534# CMOSP w=40 l=2
310 + ad=1480 pd=154 as=0 ps=0
311 M1137 a_1644_1059# gout4 vdd w_1720_988# CMOSP w=50 l=2
312 + ad=250 pd=110 as=0 ps=0
313 M1138 a_1953_3458# a_1829_3377# a_1953_3546# Gnd CMOSN w=40 l=2
314 + ad=760 pd=118 as=1480 ps=154
315 M1139 vdd sum_1 sum_1_bar w_2524_2875# CMOSP w=40 l=2
316 + ad=0 pd=0 as=1480 ps=154
317 M1140 a_1953_3069# cin1 gnd Gnd CMOSN w=40 l=2
318 + ad=1480 pd=154 as=0 ps=0
319 M1141 a_185_2465# A1 a_185_2444# Gnd CMOSN w=40 l=2
320 + ad=1480 pd=154 as=760 ps=118
321 M1142 vdd a_21_2286# a_185_1965# w_266_1956# CMOSP w=40 l=2
322 + ad=0 pd=0 as=0 ps=0
323 M1143 vdd a_181_2286# B1 w_346_1956# CMOSP w=40 l=2
324 + ad=0 pd=0 as=0 ps=0
325 M1144 carry_4 a_2252_983# vdd w_2524_975# CMOSP w=40 l=2
326 + ad=1480 pd=154 as=0 ps=0
327 M1145 a_1953_2420# pin_p3 gnd Gnd CMOSN w=40 l=2
328 + ad=1480 pd=154 as=0 ps=0
329 M1146 vdd A1 a_712_2772# w_714_2798# CMOSP w=40 l=2
330 + ad=0 pd=0 as=0 ps=0
331 M1147 a_1410_2619# a_1315_2560# cin2 Gnd CMOSN w=40 l=2
332 + ad=1480 pd=154 as=760 ps=118
333 M1148 sum_out df12 a_2554_3712# Gnd CMOSN w=40 l=2
334 + ad=760 pd=118 as=1480 ps=154
335 M1149 gnd cout a_1107_2918# Gnd CMOSN w=40 l=2
336 + ad=0 pd=0 as=0 ps=0
337 M1150 gnd a_182_1670# a_185_1633# Gnd CMOSN w=40 l=2
338 + ad=0 pd=0 as=0 ps=0
339 M1151 vdd a_2252_1643# a_2252_1891# w_2222_1884# CMOSP w=40 l=2
340 + ad=0 pd=0 as=1480 ps=154
341 M1152 a_185_3880# p1 vdd w_266_3871# CMOSP w=40 l=2
342 + ad=1480 pd=154 as=0 ps=0
343 M1153 a_185_675# a_24_851# a_21_849# Gnd CMOSN w=40 l=2
344 + ad=1480 pd=154 as=760 ps=118
345 M1154 p1 a_185_3880# vdd w_346_3871# CMOSP w=40 l=2
346 + ad=1480 pd=154 as=0 ps=0
347 M1155 gnd clk a_184_1809# Gnd CMOSN w=40 l=2
348 + ad=0 pd=0 as=0 ps=0
349 M1156 a_2252_2881# a_2252_2963# a_2252_2793# Gnd CMOSN w=40 l=2
350 + ad=760 pd=118 as=1480 ps=154
351 M1157 vdd a_1103_3106# a_1106_3102# w_1187_3093# CMOSP w=40 l=2
352 + ad=0 pd=0 as=0 ps=0

252 + ad=100 pd=50 as=0 ps=0
253 M1108 a_2252_2061# add_out2 gnd Gnd CMOSN w=40 l=2
254 + ad=1480 pd=154 as=0 ps=0
255 M1109 a_21_370# a_24_372# vdd w_266_166# CMOSP w=40 l=2
256 + ad=1480 pd=154 as=0 ps=0
257 M1110 gnd Db1 a_112_2288# Gnd CMOSN w=40 l=2
258 + ad=0 pd=0 as=0 ps=0
259 M1111 a_759_3100# A1 vdd w_729_3091# CMOSP w=40 l=2
260 + ad=1480 pd=154 as=0 ps=0
261 M1112 a_24_2767# a_21_2765# vdd w_15_2737# CMOSP w=40 l=2
262 + ad=1480 pd=154 as=0 ps=0
263 M1113 gnd a_1147_1642# a_1378_2371# Gnd CMOSN w=20 l=2
264 + ad=0 pd=0 as=100 ps=50
265 M1114 a_2252_2963# clk vdd w_2222_2954# CMOSP w=40 l=2
266 + ad=1480 pd=154 as=0 ps=0
267 M1115 vdd sum_2_bar sum_2 w_2524_2295# CMOSP w=40 l=2
268 + ad=0 pd=0 as=1480 ps=154
269 M1116 gnd a_1108_2706# a_1108_2669# Gnd CMOSN w=40 l=2
270 + ad=0 pd=0 as=0 ps=0
271 M1117 a_883_2358# a_759_2277# a_883_2446# Gnd CMOSN w=40 l=2
272 + ad=760 pd=118 as=1480 ps=154
273 M1118 a_21_3244# a_24_3246# vdd w_266_3040# CMOSP w=40 l=2
274 + ad=1480 pd=154 as=0 ps=0
275 M1119 vdd a_24_1809# a_351_1807# w_595_1779# CMOSP w=40 l=2
276 + ad=0 pd=0 as=0 ps=0
277 M1120 a_514_2288# a_181_2286# a_351_2286# Gnd CMOSN w=40 l=2
278 + ad=1480 pd=154 as=760 ps=118
279 M1121 a_1113_2276# a_1148_2567# a_1113_2188# Gnd CMOSN w=40 l=2
280 + ad=760 pd=118 as=1480 ps=154
281 M1122 a_112_851# a_21_849# a_24_851# Gnd CMOSN w=40 l=2
282 + ad=1480 pd=154 as=760 ps=118
283 M1123 a_112_4203# a_21_4201# a_24_4203# Gnd CMOSN w=40 l=2
284 + ad=1480 pd=154 as=760 ps=118
285 M1124 vdd a_184_2746# a_182_2628# w_258_2682# CMOSP w=50 l=2
286 + ad=0 pd=0 as=250 ps=110
287 M1125 a_1113_2028# a_1148_2781# a_1113_2116# Gnd CMOSN w=40 l=2
288 + ad=760 pd=118 as=1480 ps=154
289 M1126 a_2428_3454# a_2363_3497# gnd Gnd CMOSN w=40 l=2
290 + ad=1480 pd=154 as=0 ps=0
291 M1127 vdd a_184_351# a_182_233# w_258_287# CMOSP w=50 l=2
292 + ad=0 pd=0 as=250 ps=110
293 M1128 gnd A3 a_811_1702# Gnd CMOSN w=40 l=2
294 + ad=0 pd=0 as=0 ps=0
295 M1129 vdd a_2289_1310# a_2215_1372# w_2222_1304# CMOSP w=40 l=2
296 + ad=0 pd=0 as=1480 ps=154
297 M1130 a_2363_1517# a_2252_1561# gnd Gnd CMOSN w=20 l=2
298 + ad=100 pd=50 as=0 ps=0
299 M1131 gnd a_24_372# a_514_372# Gnd CMOSN w=40 l=2
300 + ad=0 pd=0 as=0 ps=0
301 M1132 a_184_3225# a_181_3244# vdd w_265_3216# CMOSP w=40 l=2
302 + ad=1480 pd=154 as=0 ps=0

353 M1158 a_1647_1061# a_1644_1059# carr4 Gnd CMOSN w=40 l=2
354 + ad=1480 pd=154 as=760 ps=118
355 M1159 a_2215_2692# a_2289_2630# a_2252_2721# Gnd CMOSN w=40 l=2
356 + ad=760 pd=118 as=1480 ps=154
357 M1160 vdd a_2252_3871# df11 w_2222_3614# CMOSP w=40 l=2
358 + ad=0 pd=0 as=1480 ps=154
359 M1161 a_2554_1072# a_2252_983# gnd Gnd CMOSN w=40 l=2
360 + ad=1480 pd=154 as=0 ps=0
361 M1162 vdd a_182_233# a_21_370# w_266_166# CMOSP w=40 l=2
362 + ad=0 pd=0 as=0 ps=0
363 M1163 vdd D1 a_24_2767# w_15_2737# CMOSP w=40 l=2
364 + ad=0 pd=0 as=0 ps=0
365 M1164 vdd a_181_370# B3 w_346_40# CMOSP w=40 l=2
366 + ad=0 pd=0 as=1480 ps=154
367 M1165 gnd a_184_1788# a_182_1670# Gnd CMOSN w=20 l=2
368 + ad=0 pd=0 as=100 ps=50
369 M1166 a_883_2188# B2 gnd Gnd CMOSN w=40 l=2
370 + ad=1480 pd=154 as=0 ps=0
371 M1167 gnd cout a_1094_3546# Gnd CMOSN w=20 l=2
372 + ad=0 pd=0 as=100 ps=50
373 M1168 a_1653_1321# a_1486_1258# vdd w_1729_1250# CMOSP w=50 l=2
374 + ad=250 pd=110 as=0 ps=0
375 M1169 a_1113_1930# pin_p3 vdd w_1083_1923# CMOSP w=40 l=2
376 + ad=1480 pd=154 as=0 ps=0
377 M1170 a_181_370# a_351_370# vdd w_345_342# CMOSP w=40 l=2
378 + ad=1480 pd=154 as=0 ps=0
379 M1171 vdd a_1097_3323# a_1103_3160# w_1171_3277# CMOSP w=50 l=2
380 + ad=0 pd=0 as=250 ps=110
381 M1172 vdd a_182_3107# a_21_3244# w_266_3040# CMOSP w=40 l=2
382 + ad=0 pd=0 as=0 ps=0
383 M1173 a_2363_3497# a_2252_3541# vdd w_2349_3527# CMOSP w=50 l=2
384 + ad=250 pd=110 as=0 ps=0
385 M1174 vdd a_182_2980# a_1953_2899# w_1923_2892# CMOSP w=40 l=2
386 + ad=0 pd=0 as=1480 ps=154
387 M1175 gnd a_24_2288# a_514_2288# Gnd CMOSN w=40 l=2
388 + ad=0 pd=0 as=0 ps=0
389 M1176 vdd a_1829_2251# a_1953_2250# w_1923_2243# CMOSP w=40 l=2
390 + ad=0 pd=0 as=1480 ps=154
391 M1177 gnd D3 a_112_851# Gnd CMOSN w=40 l=2
392 + ad=0 pd=0 as=0 ps=0
393 M1178 gnd da0 a_112_4203# Gnd CMOSN w=40 l=2
394 + ad=0 pd=0 as=0 ps=0
395 M1179 a_1953_1773# pin_p4 vdd w_1923_1766# CMOSP w=40 l=2
396 + ad=1480 pd=154 as=0 ps=0
397 M1180 a_442_1330# a_351_1328# a_181_1328# Gnd CMOSN w=40 l=2
398 + ad=1480 pd=154 as=760 ps=118
399 M1181 pin_p3 a_883_2276# vdd w_968_2269# CMOSP w=40 l=2
400 + ad=1480 pd=154 as=0 ps=0
401 M1182 vdd clk a_184_3225# w_265_3216# CMOSP w=40 l=2
402 + ad=0 pd=0 as=0 ps=0

```

404 + ad=100 pd=50 as=0 ps=0
 405 M1184_a_1953_3288# c10n gnd Gnd CMOSN w=40 l=2
 406 + ad=1480 pd=154 as=0 ps=0
 407 M1185_a_1143_1441# a_1113_2028# gnd Gnd CMOSN w=40 l=2
 408 + ad=100 pd=50 as=0 ps=0
 409 M1188_a_514_4203# a_181_4201# a_351_4201# Gnd CMOSN w=40 l=2
 410 + ad=1480 pd=154 as=760 ps=118
 411 M1189_a_1143_1441# a_1113_3244# a_345_3216# CMOSN w=40 l=2
 412 + ad=8 pd=8 as=0 ps=0
 413 M1189_a_1143_1441# a_1113_2028# vdd w_1192_2003# CMOSN w=50 l=2
 414 + ad=250 pd=110 as=0 ps=0
 415 M1189_gnd a_21_2765# a_185_2465# Gnd CMOSN w=40 l=2
 416 + ad=8 pd=8 as=0 ps=0
 417 M1190_a_1486_1258# a_1479_1199# vdd w_1477_1228# CMOSP w=40 l=2
 418 + ad=1480 pd=154 as=0 ps=0
 419 M1191_a_2428_1410# a_2363_1517# gnd Gnd CMOSN w=40 l=2
 420 + ad=1480 pd=154 as=0 ps=0
 421 M1192_a_83_195# vdd w_346_40# CMOSP w=40 l=2
 422 + ad=8 pd=8 as=0 ps=0
 423 M1193_a_1097_3344# c10n a_1097_3323# Gnd CMOSN w=40 l=2
 424 + ad=1480 pd=154 as=760 ps=118
 425 M1194_a_2554_3454# d101 gnd Gnd CMOSN w=40 l=2
 426 + ad=1480 pd=154 as=0 ps=0
 427 M1195_a_1656_1323# a_1653_1321# Gnd CMOSN w=40 l=2
 428 + ad=8 pd=8 as=0 ps=0
 429 M1196_a_883_3819# as=0 pd=100 l=2
 430 + ad=1480 pd=154 as=0 ps=0
 431 M1197 add_out a_1953_3376# vdd w_2038_3369# CMOSN w=40 l=2
 432 + ad=1480 pd=154 as=0 ps=0
 433 M1198_a_1143_2648# a_1105_2667# vdd w_1189_2639# CMOSP w=40 l=2
 434 + ad=1480 pd=154 as=0 ps=0
 435 M1199_a_2552_1561# clk vdd w_2222_1554# CMOSP w=40 l=2
 436 + ad=1480 pd=154 as=0 ps=0
 437 M1200_a_2252_2481# a_2253_2115# vdd w_2032# gnd Gnd CMOSN w=40 l=2
 438 + ad=8 pd=8 as=0 ps=0
 439 M1201_vdd a_21_4201# a_185_3800# w_266_3871# CMOSP w=40 l=2
 440 + ad=8 pd=8 as=0 ps=0
 441 M1202_gnd a_182_712# a_185_6758# Gnd CMOSN w=40 l=2
 442 + ad=8 pd=8 as=0 ps=0
 443 M1203_vdd a_181_4201# p1 w_346_3871# CMOSP w=40 l=2
 444 + ad=8 pd=8 as=0 ps=0
 445 M1204_a_2252_2481# a_2253_2115# vdd w_2032# gnd Gnd CMOSN w=40 l=2
 446 + ad=1480 pd=154 as=0 ps=0
 447 M1205 vdd a_1829_1853# a_1953_1855# w_1923_1846# CMOSP w=40 l=2
 448 + ad=8 pd=8 as=1480 ps=154
 449 M1206_a_2252_2391# clk gnd Gnd CMOSN w=40 l=2
 450 + ad=8 pd=8 as=0 ps=0
 451 M1207 sum_3 sum_3_bar a_2554_1732# Gnd CMOSN w=40 l=2
 452 + ad=760 pd=118 as=1480 ps=154
 453 M1208 gnd a_1644_1098# a_1647_1061# Gnd CMOSN w=40 l=2
 454 + ad=8 pd=8 as=0 ps=0

556 + ad=0 pd=0 as=0 ps=0
 557 M1209_a_1106_1340# a_1143_1239# a_1106_1260# Gnd CMOSN w=40 l=2
 558 + ad=760 pd=118 as=1480 ps=154
 559 M1261_a_2554_1474# a_2289_1310# gnd Gnd CMOSN w=40 l=2
 560 + ad=0 pd=0 as=0 ps=0
 561 M1262_a_1141_851# a_181_849# a_351_849# Gnd CMOSN w=40 l=2
 562 + ad=1480 pd=154 as=760 ps=118
 563 M1263 vdd d2c d102 f01 vdd w_2398_3535# CMOSP w=40 l=2
 564 + ad=0 pd=0 as=0 ps=0
 565 M1264_a_442_3244# a_351_3244# a_181_3244# Gnd CMOSN w=40 l=2
 566 + ad=1480 pd=154 as=760 ps=118
 567 M1265_a_883_1893# a_759_1974# a_883_1805# Gnd CMOSN w=40 l=2
 568 + ad=760 pd=118 as=1480 ps=154
 569 M1266 vdd d2c a_24_1330# w_15_1300# CMOSP w=40 l=2
 570 + ad=8 pd=8 as=0 ps=0
 571 M1267_a_185_2444# A1 vdd w_266_2425# CMOSP w=40 l=2
 572 + ad=1480 pd=154 as=0 ps=0
 573 M1268_vdd sum_out_3 sum_3_bar a_2554_2039# vdd w_2524_2295# CMOSP w=40 l=2
 574 + ad=8 pd=8 as=0 ps=0
 575 M1269_a_883_2446# A2 gnd Gnd CMOSN w=40 l=2
 576 + ad=0 pd=0 as=0 ps=0
 577 M1270 add_out2 a_1953_2332# a_2068_2162# Gnd CMOSN w=40 l=2
 578 + ad=760 pd=118 as=1480 ps=154
 579 M1271 gnd a_181_2286# a_443_1996# Gnd CMOSN w=40 l=2
 580 + ad=0 pd=0 as=0 ps=0
 581 M1272_vdd a_185_704# a_185_708# B3 Gnd CMOSN w=40 l=2
 582 + ad=1480 pd=154 as=760 ps=118
 583 M1273_A1_a_185_2444# vdd w_346_2435# CMOSP w=40 l=2
 584 + ad=1480 pd=154 as=0 ps=0
 585 M1274_gnd A1 a_311_2828# Gnd CMOSN w=40 l=2
 586 + ad=0 pd=0 as=0 ps=0
 587 M1275_a_1113_2188# pin_p3 gnd Gnd CMOSN w=40 l=2
 588 + ad=0 pd=0 as=0 ps=0
 589 M1276_a_185_704# B3 a_185_749# Gnd CMOSN w=40 l=2
 590 + ad=0 pd=0 as=0 ps=0
 591 M1277 vdd a_24_372# a_351_370# w_595_342# CMOSP w=40 l=2
 592 + ad=0 pd=8 as=0 ps=0
 593 M1278_gout a_1107_2897# w_1188_2888# CMOSP w=40 l=2
 594 + ad=0 pd=0 as=0 ps=0
 595 M1279_a_185_2112# a_24_2288# a_21_2286# Gnd CMOSN w=40 l=2
 596 + ad=1480 pd=154 as=760 ps=118
 597 M1280_a_1113_2116# pin_p3 gnd Gnd CMOSN w=40 l=2
 598 + ad=0 pd=0 as=0 ps=0
 599 M1281_vdd a_182_1670# a_21_1807# w_266_1603# CMOSP w=40 l=2
 600 + ad=0 pd=0 as=0 ps=0
 601 M1282_vdd a_1475_1600# a_1482_1493# a_1473_1463# CMOSP w=40 l=2
 602 + ad=0 pd=0 as=0 ps=0
 603 M1283_a_2215_1372# add_out3 vdd w_2222_1304# CMOSP w=40 l=2
 604 + ad=0 pd=0 as=0 ps=0

704 + ad=0 pd=0 as=0 ps=0
 705 M1334_a_1656_1302# a_1653_1321# vdd w_1737_1293# CMOSP w=40 l=2
 706 + ad=1480 pd=154 as=0 ps=0
 707 M1335 vdd a_2289_1970# a_2215_2032# w_2222_1964# CMOSP w=40 l=2
 708 + ad=0 pd=0 as=0 ps=0
 709 M1336_a_2366_2177# a_2252_2211# gnd Gnd CMOSN w=40 l=2
 710 + ad=0 pd=0 as=0 ps=0
 711 M1337 vdd a_21_1330# a_2289_1310# w_2398_1555# CMOSP w=40 l=2
 712 + ad=0 pd=0 as=0 ps=0
 713 M1338_a_2554_814# a_2289_650# gnd Gnd CMOSN w=40 l=2
 714 + ad=1480 pd=154 as=0 ps=0
 715 M1339_a_1953_2250# ctn2 vdd w_1923_2243# CMOSP w=40 l=2
 716 + ad=0 pd=0 as=0 ps=0
 717 M1340_gnd a_182_2149# a_185_2112# Gnd CMOSN w=40 l=2
 718 + ad=0 pd=0 as=0 ps=0
 719 M1341_vdd sum_out d1f2 w_2524_3535# CMOSP w=40 l=2
 720 + ad=0 pd=0 as=0 ps=154
 721 M1342_gnd a_181_4201# a_443_3901# Gnd CMOSN w=40 l=2
 722 + ad=0 pd=0 as=0 ps=0
 723 M1343_gnd clk_a_184_2288# Gnd CMOSN w=40 l=2
 724 + ad=0 pd=0 as=0 ps=0
 725 M1345_vdd a_1644_1098# carr4 w_1728_1031# CMOSP w=40 l=2
 726 + ad=0 pd=0 as=0 ps=0
 727 M1345_a_185_4072# a_24_4239# a_21_4201# Gnd CMOSN w=40 l=2
 728 + ad=1480 pd=154 as=760 ps=118
 729 M1346 vdd a_2252_2303# a_2252_2551# w_2222_2544# CMOSP w=40 l=2
 730 + ad=0 pd=0 as=0 ps=154
 731 M1347_a_112_1330# a_21_1328# a_24_1330# Gnd CMOSN w=40 l=2
 732 + ad=1480 pd=154 as=760 ps=118
 733 M1348_vdd a_187_1417# a_21_1110# w_1080_1636# CMOSP w=40 l=2
 734 + ad=0 pd=0 as=0 ps=0
 735 M1349_vdd a_182_1712# a_21_849# w_266_645# CMOSP w=40 l=2
 736 + ad=0 pd=0 as=0 ps=0
 737 M1350_a_184_2403# a_181_4201# a_184_4182# Gnd CMOSN w=40 l=2
 738 + ad=1480 pd=154 as=760 ps=118
 739 M1351_vdd carry_in_a_24_3246# a_15_3216# CMOSP w=40 l=2
 740 + ad=0 pd=0 as=0 ps=0
 741 M1352_gnd a_181_2339# a_2252_3453# Gnd CMOSN w=40 l=2
 742 + ad=760 pd=118 as=1480 ps=154
 743 M1353_gnd a_21_370# a_185_704# Gnd CMOSN w=40 l=2
 744 + ad=0 pd=0 as=0 ps=0
 745 M1354_a_1193_1304# a_1106_1348# vdd w_1185_1334# CMOSP w=50 l=2
 746 + ad=250 pd=118 as=0 ps=0
 747 M1355_vdd a_181_849# A1 w_346_519# CMOSP w=40 l=2
 748 + ad=0 pd=0 as=0 ps=0
 749 + ad=0 pd=0 as=0 ps=0
 750 + ad=760 pd=118 as=1480 ps=154
 751 M1357_vdd a_182_2989# a_1953_2981# w_1923_2972# CMOSP w=40 l=2
 752 + ad=0 pd=0 as=0 ps=154
 753 M1358_gnd a_184_2267# a_182_2149# Gnd CMOSN w=40 l=2

455 M1209_a_1313_2560# gout2 vdd w_1298_2546# CMOSP w=50 l=2
 456 + ad=250 pd=118 as=0 ps=0
 457 M1210_a_1382_1970# a_1142_1239# gnd Gnd CMOSN w=20 l=2
 458 + ad=100 pd=50 as=0 ps=0
 459 M1211_a_24_1330# a_21_1328# vdd w_15_1300# CMOSP w=40 l=2
 460 + ad=1480 pd=154 as=0 ps=0
 461 M1212_dfo2 add_out vdd w_2222_3284# CMOSP w=40 l=2
 462 + ad=0 pd=0 as=0 ps=0
 463 M1213_a_1762_1942# a_1113_2276# vdd w_1192_2262# CMOSP w=50 l=2
 464 + ad=1480 pd=154 as=0 ps=0
 465 M1214_a_443_1986# a_181_1965# B1 Gnd CMOSN w=40 l=2
 466 + ad=1480 pd=154 as=760 ps=118
 467 M1215_a_2289_2630# a_2363_2837# vdd w_2398_2875# CMOSP w=40 l=2
 468 + ad=0 pd=0 as=0 ps=0
 469 M1216_a_811_2828# B1 a_712_2772# Gnd CMOSN w=40 l=2
 470 + ad=1480 pd=154 as=760 ps=118
 471 M1217_a_351_370# a_181_370# vdd w_595_342# CMOSP w=40 l=2
 472 + ad=1480 pd=154 as=0 ps=0
 473 M1218_gnd a_181_370# w_595_342# vdd w_1188_2888# CMOSP w=40 l=2
 474 + ad=1480 pd=154 as=0 ps=0
 475 M1219 add_out2 a_1953_1733# a_2068_1943# vdd w_1268_1943# CMOSP w=40 l=2
 476 + ad=760 pd=118 as=1480 ps=154
 477 M1220_a_181_1807# a_24_1809# vdd w_266_1603# CMOSP w=40 l=2
 478 + ad=1480 pd=154 as=0 ps=0
 479 M1221_a_1482_1493# a_1475_1434# vdd w_1473_1463# CMOSP w=40 l=2
 480 + ad=1480 pd=154 as=0 ps=0
 481 M1222_vdd a_181_1807# w_595_342# vdd w_258_1245# CMOSP w=50 l=2
 482 + ad=0 pd=0 as=0 ps=0
 483 M1223_vdd a_184_1309# a_182_181_200# a_258_1245# CMOSP w=50 l=2
 484 + ad=0 pd=0 as=0 ps=0
 485 M1224_vdd a_759_3100# a_883_3101# w_853_3092# CMOSP w=40 l=2
 486 + ad=0 pd=0 as=0 ps=0
 487 M1225 vdd a_2252_1891# a_2252_1643# w_2222_1634# CMOSP w=40 l=2
 488 + ad=0 pd=0 as=0 ps=0
 489 M1226 add_out1 a_1953_2981# vdd w_2038_2972# CMOSP w=40 l=2
 490 + ad=0 pd=0 as=0 ps=0
 491 M1227_vdd a_1759_3109# B1 a_759_3109# Gnd CMOSN w=40 l=2
 492 + ad=0 pd=0 as=0 ps=0
 493 M1228_vdd a_759_2277# A2 vdd w_729_2270# CMOSP w=40 l=2
 494 + ad=0 pd=0 as=0 ps=0
 495 M1229_a_184_1788# a_181_1807# vdd w_265_1779# CMOSP w=40 l=2
 496 + ad=1480 pd=154 as=0 ps=0
 497 M1230_vdd a_2252_1891# a_2252_1643# vdd w_2222_1634# CMOSP w=40 l=2
 498 + ad=0 pd=0 as=0 ps=0
 499 M1231_vdd a_181_1807# vdd w_258_1245# CMOSP w=40 l=2
 500 + ad=0 pd=0 as=0 ps=0
 501 M1232_vdd a_182_1854# carry3_a_1818_1942# Gnd CMOSN w=40 l=2
 502 + ad=760 pd=118 as=1480 ps=154
 503 M1233_gnd clk_a_442_1330# Gnd CMOSN w=40 l=2
 504 + ad=0 pd=0 as=0 ps=0
 505 M1234_vdd a_184_201# vdd w_265_2094# Gnd CMOSN w=40 l=2
 506 + ad=0 pd=0 as=0 ps=0
 507 M1235_vdd a_1780_3091# a_182_1809# vdd w_266_2091# CMOSP w=40 l=2
 508 + ad=0 pd=0 as=0 ps=0
 509 M1236_gout1 a_181_1809# vdd w_267_2092# Gnd CMOSN w=40 l=2
 510 + ad=0 pd=0 as=0 ps=0
 511 M1237_a_181_1809# vdd w_268_2093# Gnd CMOSN w=40 l=2
 512 + ad=0 pd=0 as=0 ps=0
 513 M1238_vdd a_181_1809# vdd w_269_2094# Gnd CMOSN w=40 l=2
 514 + ad=0 pd=0 as=0 ps=0
 515 M1239_gout1 a_181_1809# vdd w_270_2095# Gnd CMOSN w=40 l=2
 516 + ad=0 pd=0 as=0 ps=0
 517 M1240_gout2 a_181_1809# vdd w_271_2096# Gnd CMOSN w=40 l=2
 518 + ad=0 pd=0 as=0 ps=0
 519 M1241_gout3 a_181_1809# vdd w_272_2097# Gnd CMOSN w=40 l=2
 520 + ad=0 pd=0 as=0 ps=0
 521 M1242_gout4 a_181_1809# vdd w_273_2098# Gnd CMOSN w=40 l=2
 522 + ad=0 pd=0 as=0 ps=0
 523 M1243_gout5 a_181_1809# vdd w_274_2099# Gnd CMOSN w=40 l=2
 524 + ad=0 pd=0 as=0 ps=0
 525 M1244_gout6 a_181_1809# vdd w_275_2100# Gnd CMOSN w=40 l=2
 526 + ad=0 pd=0 as=0 ps=0
 527 M1245_gout7 a_181_1809# vdd w_276_2101# Gnd CMOSN w=40 l=2
 528 + ad=0 pd=0 as=0 ps=0
 529 M1246_gout8 a_181_1809# vdd w_277_2102# Gnd CMOSN w=40 l=2
 530 + ad=0 pd=0 as=0 ps=0
 531 M1247_a_181_1809# vdd w_278_2103# Gnd CMOSN w=40 l=2
 532 + ad=0 pd=0 as=0 ps=0
 533 M1248_gout9 a_182_1809# vdd w_279_2104# Gnd CMOSN w=40 l=2
 534 + ad=0 pd=0 as=0 ps=0
 535 M1249_gout10 a_1653_1309# a_1656_1323# Gnd CMOSN w=40 l=2
 536 + ad=0 pd=0 as=0 ps=0
 537 M1250_gout11 a_1105_2706# vdd w_1105_2648# Gnd CMOSN w=40 l=2
 538 + ad=0 pd=0 as=0 ps=0
 539 M1251_gout12 a_1105_2706# vdd w_1105_2649# Gnd CMOSN w=40 l=2
 540 + ad=0 pd=0 as=0 ps=0
 541 M1252_gout13 a_1105_2706# vdd w_1105_2650# Gnd CMOSN w=40 l=2
 542 + ad=0 pd=0 as=0 ps=0
 543 M1253_gout14 a_1105_2706# vdd w_1105_2651# Gnd CMOSN w=40 l=2
 544 + ad=0 pd=0 as=0 ps=0
 545 M1254_gout15 a_1105_2706# vdd w_1105_2652# Gnd CMOSN w=40 l=2
 546 + ad=0 pd=0 as=0 ps=0
 547 M1255_vdd a_172_2613# vdd w_2222_3614# Gnd CMOSP w=40 l=2
 548 + ad=0 pd=0 as=0 ps=0
 549 M1256_gout16 a_1240_3230# vdd w_1240_3231# Gnd CMOSN w=40 l=2
 550 + ad=0 pd=0 as=0 ps=0
 551 M1257_gout17 a_252_2552# vdd w_1252_2552# CMOSP w=40 l=2
 552 + ad=0 pd=0 as=0 ps=0
 553 M1258_gout18 vdd carry4_a_2524_975# CMOSP w=40 l=2
 554 + ad=0 pd=0 as=0 ps=0
 555 + ad=0 pd=0 as=0 ps=0

1310 + ad=760 pd=118 as=0 ps=0
 1311 M1637 udd df1# a_2252_354# M_2222_353# CMOS w=40 l=2
 1312 + ad=0 pd=0 as=0 ps=0
 1313 M1638 gnd a_184_1309# a_182_1191# Gnd CMOS w=40 l=2
 1314 + ad=0 pd=0 as=100 ps=50
 1315 M1639 gnd a_184_324# a_443_294# Gnd CMOS w=40 l=2
 1316 M1640 gnd a_1384_1970# a_1143_1239# vdd w_1365_195# CMOS w=50 l=2
 1318 + ad=250 pd=110 as=0 ps=0
 1319 M1641 a_1113_202# p_m_p3 vdd w_1083_201# CMOS w=40 l=2
 1320 + ad=0 pd=0 as=0 ps=0
 1321 M1642 a_1993_2981# a_1829_2980# a_1953_306# Gnd CMOS w=40 l=2
 1322 M1643 gnd ddb pd=110 as=0 ps=0
 1323 M1644 vdd a_199_700# p_m_p3 2346# a_21_324## Gnd CMOS w=40 l=2
 1324 + ad=1480 pd=54 as=760 ps=118
 1325 M1644 vdd a_182_2628# a_21_2761# W_266_256# CMOS w=40 l=2
 1326 + ad=0 pd=0 as=0 ps=0
 1327 M1645 gnd a_24_189# a_514_180# Gnd CMOS w=40 l=2
 1329 M1646 gnd a_183_188# a_182_180# Gnd CMOS w=40 l=2
 1330 + ad=760 pd=118 as=0 ps=8
 1331 M1647 a_1953_1943# carry_3 gnd Gnd CMOS w=40 l=2
 1332 + ad=0 pd=0 as=0 ps=0
 1333 M1648 gnd db3 a_112_372# Gnd CMOS w=40 l=2
 1334 + ad=0 pd=0 as=0 ps=0
 1335 M1649 a_182_263# a_21_420# vdd w_15_417# CMOS w=40 l=2
 1336 + ad=480 pd=154 as=90 ps=0
 1337 M1650 a_1475_1434# a_1199_1436# gnd Gnd CMOS w=20 l=2
 1338 + ad=100 pd=50 as=0 ps=0
 1339 M1651 vdd a_3_712_1646# t_714_1672# CMOS w=40 l=2
 1340 + ad=0 pd=0 as=0 ps=0
 1341 M1652 a_183_345# p1n3 p vdd w_1923_344# CMOS w=40 l=2
 1342 + ad=0 pd=0 as=0 ps=0
 1343 M1653 a_2554_2794# a_2289_2630# gnd Gnd CMOS w=40 l=2
 1344 + ad=0 pd=0 as=0 ps=0
 1345 M1654 a_184_324# a_181_324## Gnd CMOS w=40 l=2
 1346 + ad=148# p1n4# a_354# p1n6# a_760 ps=118
 1347 M1655 vdd clk a_2289_2746# W_265_273# CMOS w=40 l=2
 1348 + ad=0 pd=0 as=0 ps=0
 1349 M1656 vdd clk a_181_2765# W_2349_2737# CMOS w=40 l=2
 1350 + ad=0 pd=0 as=0 ps=0
 1351 M1657 vdd a_1656_1632# a_164_1698# W_1720_1162# CMOS w=50 l=2
 1352 + ad=0 pd=0 as=0 ps=118
 1353 M1658 vdd a_2215_712# a_2289_650# W_2398_895# CMOS w=40 l=2
 1354 + ad=0 pd=0 as=0 ps=0
 1355 M1659 vdd a_182_259# a_183_4182# a_182_4064# W_258_411# CMOS w=50 l=2
 1356 + ad=0 pd=0 as=250 ps=118
 1357 M1660 gnd a_21_2286# a_185_1986# Gnd CMOS w=40 l=2
 1358 + ad=0 pd=0 as=0 ps=0

1459 M1711 a_2252_251# a_2252_2303# a_2252_2463# Gnd CMOS w=40 l=2
 1460 + ad=0 pd=118 as=0 ps=0
 1461 C0 vdd and 2.0FF
 1462 C1_B2_A2_17FF
 1463 C2_a_2289_650# Gnd 3.23FF
 1464 C3 carry_3 Gnd 2.10FF
 1465 C4 carrr4 Gnd 6.43FF
 1466 C5_a_2252_251# Gnd 4.11FF
 1467 C6_a_182_2765# Gnd 5.47FF
 1468 C7_a_2289_1310# Gnd 3.23FF
 1469 C8 sum_3 Gnd 2.10FF
 1470 C9_a_1656_1302# Gnd 3.05FF
 1471 C10_a_2252_1643# Gnd 4.11FF
 1472 C11_a_2215_1372# Gnd 5.47FF
 1473 C12_a_1_15_130# Gnd 2.07FF
 1474 C13_a_182_130# Gnd 2.07FF
 1475 C14_a_1199_1436# Gnd 2.05FF
 1476 C15 add_out1# Gnd 4.52FF
 1477 C16_a_1293_1637# Gnd 2.24FF
 1478 C17_a_182_1854# Gnd 2.38FF
 1479 C18_a_2289_1970# Gnd 3.23FF
 1480 C19 sum_out2 Gnd 2.35FF
 1481 C20 sum_out2 Gnd 2.54FF
 1482 C21_a_182_2251# Gnd 2.38FF
 1483 C22_a_181_370# Gnd 3.23FF
 1484 C23_a_181_370# Gnd 4.11FF
 1485 C24_a_24_372# Gnd 5.47FF
 1486 C25_a_21_849# Gnd 3.23FF
 1487 C26_a_182_259# Gnd 4.11FF
 1488 C27_a_254_851# Gnd 5.47FF
 1489 C28_a_21_1328# Gnd 3.23FF
 1490 C29_a_181_1328# Gnd 4.11FF
 1491 C30_a_24_1330# Gnd 5.47FF
 1492 C31_a_1143_1441# Gnd 5.45FF
 1493 C32 p1n4# a_181_16_60#
 1494 C33 a_182_258# a_182_258# 3.77FF
 1495 C34_B3 Gnd 19.53FF
 1496 C35_A3 Gnd 14.45FF
 1497 C36_a_2252_2303# Gnd 4.11FF
 1498 C37_a_2215_2032# Gnd 5.47FF
 1499 C38_cinr Gnd 9.50FF
 1500 C39_a_2289_2630# Gnd 3.23FF
 1501 C40 a_182_258# Gnd 4.11FF
 1502 C41_a_147_1642# Gnd 5.17FF
 1503 C42_a_21_1807# Gnd 3.23FF
 1504 C43_a_181_1807# Gnd 4.11FF
 1505 C44_a_24_1809# Gnd 5.47FF
 1506 C45 p1n3# Gnd 10.33FF
 1507 C46_a_759_2277# Gnd 2.37FF
 1508 C47 A2 Gnd 10.60FF
 1509 C48_B6 Gnd 14.37FF

1509 M1661 gnd a_1378_2371# a_1473_2264# Gnd CMOS w=40 l=2
 1360 + ad=0 pd=0 as=0 ps=0
 1361 M1662 sum_out dff1 vdd w_2524_3615# CMOS w=40 l=2
 1362 + ad=0 pd=0 as=0 ps=0
 1363 M1663 a_2252_1803# a_2215_1372# gnd Gnd CMOS w=40 l=2
 1364 + ad=0 pd=0 as=0 ps=0
 1365 M1664_a_1884_3189# B1 gnd Gnd CMOS w=40 l=2
 1366 M1665 a_1885_319# p1n4# Gnd Gnd CMOS w=40 l=2
 1367 M1665 a_2252_1803# clk gnd Gnd CMOS w=40 l=2
 1368 + ad=0 pd=0 as=0 ps=0
 1369 M1666 a_1887_2276# a_759_2277# Gnd CMOS w=40 l=2
 1370 + ad=700 pd=110 as=0 ps=0
 1371 M1667 c1n2 a_1315_2560# vdd w_1313_2589# CMOS w=40 l=2
 1372 + ad=0 pd=0 as=0 ps=0
 1373 M1668 gnd ddb pd=118 as=0 ps=0
 1374 + ad=0 pd=0 as=250 ps=0
 1375 M1669_a_185_3981# p1_a_185_3880# Gnd CMOS w=40 l=2
 1376 + ad=0 pd=0 as=760 ps=18
 1377 M1670 a_2215_2692# add_out1 vdd w_2222_2624# CMOS w=40 l=2
 1378 + ad=0 pd=0 as=0 ps=0
 1379 M1671 a_883_2276# a_759_2277# a_883_2188# Gnd CMOS w=40 l=2
 1380 + ad=0 pd=0 as=0 ps=0
 1381 M1672 a_1199_1436# a_1106_1444# gnd Gnd CMOS w=20 l=2
 1383 M1673 a_1378_2205# a_1143_1441# vdd w_1361_2191# CMOS w=50 l=2
 1384 + ad=250 pd=110 as=0 ps=0
 1385 M1674 gnd a_182_233# a_185_196# Gnd CMOS w=40 l=2
 1386 + ad=0 pd=0 as=0 ps=0
 1387 M1675 vdd a_181_234# a_185_351# Gnd CMOS w=40 l=2
 1388 + ad=0 pd=0 as=0 ps=0
 1389 M1676 a_2289_1970# a_2363_2177# vdd w_2398_2215# CMOS w=40 l=2
 1390 + ad=0 pd=0 as=0 ps=0
 1391 M1677 a_1199_1436# a_1106_1444# vdd w_1185_1419# CMOS w=50 l=2
 1392 + ad=250 pd=110 as=0 ps=0
 1393 M1678 a_1199_1436# a_1106_1445# w_1093_w_1083_1923# CMOS w=40 l=2
 1394 + ad=0 pd=0 as=0 ps=0
 1395 M1679 vdd a_181_2849# a_185_528# W_266_519# CMOS w=40 l=2
 1396 + ad=0 pd=0 as=0 ps=0
 1397 M1680 gnd a_1183_3160# a_1106_3123# Gnd CMOS w=40 l=2
 1398 + ad=0 pd=0 as=0 ps=0
 1399 M1681 vdd a_1829_1854# a_1953_1773# w_1923_1766# CMOS w=40 l=2
 1400 M1682 a_181_2981# p1n4# a_849# vdd w_265_821# CMOS w=40 l=2
 1402 + ad=0 pd=0 as=0 ps=0
 1403 M1683 vdd a_883_2358# p1n3# p1n3# w_968_2269# CMOS w=40 l=2
 1404 + ad=0 pd=0 as=0 ps=0
 1405 M1684 vdd_d3 a_24_851# w_15_821# CMOS w=40 l=2
 1406 + ad=0 pd=0 as=0 ps=0
 1407 M1685 a_441_1507# a_185_1488# A2 Gnd CMOS w=40 l=2
 1408 + ad=0 pu0= as=0 ps=118

1429 M1686 a_1953_3376# a_1829_3377# a_1953_3288# Gnd CMOS w=40 l=2
 1410 + ad=0 pd=0 as=0 ps=0
 1411 M1687 a_2252_3214# a_2252_3204# vdd w_2222_3204# CMOS w=40 l=2
 1412 + ad=0 pd=0 as=0 ps=50
 1413 M1688 gnd a_712_2772# gout2 Gnd CMOS w=20 l=2
 1414 + ad=0 pd=0 as=100 ps=50
 1415 M1689_a_1953_2811# a_1998_399#_3101# gnd Gnd CMOS w=40 l=2
 1416 + ad=0 pd=0 as=0 ps=0
 1417 M1690 a_1106_1348# p1n4# p1n4# vdd w_1076_1341# CMOS w=40 l=2
 1426 + ad=0 pd=0 as=0 ps=0
 1427 M1695 c1n1 a_1094_3507# vdd w_1178_3479# CMOS w=40 l=2
 1429 M1696 gnd a_182_3107# a_185_307# Gnd CMOS w=40 l=2
 1430 + ad=0 pd=0 as=0 ps=0
 1431 M1697 dff1 sum_out a_2554_3454# Gnd CMOS w=40 l=2
 1432 + ad=0 pd=118 as=0 ps=0
 1433 M1698 a_1105_2667# a_1148_2567# vdd w_1181_2596# CMOS w=50 l=2
 1434 + ad=250 pd=118 as=0 ps=0
 1435 M1699 a_1200_1637# a_1110_1645# gnd Gnd CMOS w=20 l=2
 1436 + ad=0 pd=0 as=0 ps=0
 1437 M1700 vdd_dao a_24_4203# W_15_4173# CMOS w=40 l=2
 1438 + ad=0 pd=0 as=0 ps=0
 1439 M1701 vdd a_759_310# a_883_3019# w_853_3012# CMOS w=40 l=2
 1440 + ad=0 pd=0 as=0 ps=0
 1441 M1702 a_1203_1637# a_1110_1645# vdd w_1189_1620# CMOS w=50 l=2
 1442 + ad=0 pd=0 as=0 ps=0
 1443 M1703 a_181_1328# a_104_1309# a_161_1328# vdd w_265_130# CMOS w=40 l=2
 1444 + ad=0 pd=0 as=0 ps=0
 1445 M1704 vdd a_1953_2667# a_1106_2135# add_out_w_2038_3369# CMOS w=40 l=2
 1446 + ad=0 pd=0 as=0 ps=0
 1447 M1705 vdd a_2252_1643# a_2252_1561# W_2222_1554# CMOS w=40 l=2
 1448 + ad=0 pd=0 as=0 ps=0
 1449 + ad=0 pd=0 as=0 ps=1556_2131# Gnd CMOS w=20 l=2
 1450 + ad=0 pd=0 as=100 ps=50
 1451 M1707 a_181_1328# a_351_1328# vdd w_345_130# CMOS w=40 l=2
 1452 + ad=0 pd=0 as=0 ps=51
 1453 M1708 a_883_1893# A3 vdd w_853_1886# CMOS w=40 l=2
 1454 + ad=0 pd=0 as=0 ps=0
 1455 M1709 a_1104_1463# a_1079_1324# Gnd CMOS w=40 l=2
 1456 + ad=0 pd=0 as=0 ps=0
 1457 M1710 add_out2 a_1953_2250# vdd w_2038_2243# CMOS w=40 l=2
 1458 + ad=0 pd=0 as=0 ps=0

1459 M1711 a_2252_2551# a_2252_2303# a_2252_2463# Gnd CMOS w=40 l=2

1460 C148 w_2222_2294# Gnd 5.46FF
 1610 L149 w_2038_2243# Gnd 5.46FF
 1611 C150 w_1923_2243# Gnd 5.46FF
 1612 C151 w_1799_2244# Gnd 5.46FF
 1613 C152 w_1923_2323# Gnd 5.46FF
 1614 C153 w_1376_2323# Gnd 5.46FF
 1615 C154 a_2252_2323# Gnd 5.46FF
 1616 C155 w_968_2269## Gnd 5.46FF
 1617 C156 w_853_2269## Gnd 5.46FF
 1618 C157 w_729_2270## Gnd 5.46FF
 1619 C158 w_853_2349# Gnd 5.46FF
 1620 C159 w_592_2258# Gnd 5.46FF
 1621 C160 w_1108_2258# Gnd 5.46FF
 1622 C161 w_265_2258## Gnd 5.46FF
 1623 C162 w_15_2258# Gnd 5.46FF
 1624 C163 w_2222_2544# Gnd 5.46FF
 1625 C164 w_2222_2624# Gnd 5.46FF
 1626 C165 w_714_2522# Gnd 5.46FF
 1627 C166 w_1124_2522# Gnd 5.46FF
 1628 C167 w_266_2435# Gnd 5.46FF
 1629 C168 w_1189_2639# Gnd 5.46FF
 1630 C169 w_2524_2561# Gnd 5.46FF
 1631 C170 w_2524_2875## Gnd 5.46FF
 1632 C171 w_2524_2974# Gnd 5.46FF
 1633 C172 w_2222_2874# Gnd 5.46FF
 1634 C173 w_1923_2892# Gnd 5.46FF
 1635 C174 w_2524_2955# Gnd 5.46FF
 1636 C175 w_2222_2954# Gnd 5.46FF
 1637 C176 w_2038_2972# Gnd 5.46FF
 1638 C177 w_1807_2034# Gnd 5.46FF
 1639 C178 w_1799_2971# Gnd 5.46FF
 1640 C179 w_1188_2888# Gnd 5.46FF
 1641 C180 w_714_2798# Gnd 5.46FF
 1642 C181 w_595_2737# Gnd 5.46FF
 1643 C182 w_305_2737# Gnd 5.46FF
 1644 C183 w_165_2737# Gnd 5.46FF
 1645 C184 w_15_2737# Gnd 5.46FF
 1646 C185 w_346_2914# Gnd 5.46FF
 1647 C186 w_266_2914# Gnd 5.46FF
 1648 C187 w_853_3012# Gnd 5.46FF
 1649 C188 w_193_3002# Gnd 5.46FF
 1650 C189 w_968_3002# Gnd 5.46FF
 1651 C190 w_853_3092# Gnd 5.46FF
 1652 C191 w_729_3091# Gnd 5.46FF
 1653 C192 w_266_3040# Gnd 5.46FF
 1654 C193 w_2222_3264# Gnd 5.46FF
 1655 C194 w_2222_3264# Gnd 5.46FF
 1656 C195 w_595_3216# Gnd 5.46FF
 1657 C196 w_345_3216# Gnd 5.46FF
 1658 C197 w_265_3216# Gnd 5.46FF
 1659 C198 w_15_3216# Gnd 5.46FF

1660 C199 w_2038_3369# Gnd 5.46FF
 1661 C200 w_1923_3369# Gnd 5.46FF
 1662 C201 w_1799_3370# Gnd 5.46FF
 1663 C202 w_1178_3314# Gnd 5.46FF
 1664 C203 w_1923_3449# Gnd 5.46FF
 1665 C204 w_2524_3535# Gnd 5.46FF
 1666 C205 w_2398_3535# Gnd 5.46FF
 1667 C206 w_2222_3534# Gnd 5.46FF
 1668 C207 w_1178_3479# Gnd 5.46FF
 1669 C208 w_2524_3615# Gnd 5.46FF
 1670 C209 w_2222_3614# Gnd 5.46FF
 1671 C210 w_2222_3864# Gnd 5.46FF
 1672 C211 w_346_3871# Gnd 5.46FF
 1673 C212 w_266_3871# Gnd 5.46FF
 1674 C213 w_266_3997# Gnd 5.46FF
 1675 C214 w_595_4173# Gnd 5.46FF
 1676 C215 w_345_4173# Gnd 5.46FF
 1677 C216 w_265_4173# Gnd 5.46FF
 1678 C217 w_15_4173# Gnd 5.46FF
 1679 C218 a_67_n47# Gnd 3.23FF
 1680 C219 clk Gnd 10.31FF
 1681 C220 w_0_n480# Gnd 5.46FF
 1682 C221 w_302_n2298# Gnd 5.46FF
 1683 C222 w_0_n230# Gnd 5.46FF
 1684 C223 w_302_n149# Gnd 5.46FF
 1685 C224 w_0_n150# Gnd 5.46FF
 1686 C225 gnd Gnd 169.06FF
 1687 C226 a_30_n141# Gnd 4.12FF
 1688 C227 a_n7_n412# Gnd 5.47FF
 1689 C228 w_0_0# Gnd 5.46FF
 1690 C229 p1 Gnd 8.50FF
 1691 C230 w_0_0# Gnd 5.46FF
 1692 C231 gout Gnd 6.85FF
 1693 C232 vdd Gnd 170.66FF
 1694 C233 w_239_99# Gnd 5.46FF
 1695 C234 w_0_0# Gnd 5.46FF
 1696

1697
 1698
 1699 .tran 0.1n 130n

< SECTION 10 > Parameters of the post-layout CLA adder:

So in the section we saw how the post-layout CLA adder was giving the simulation results and compared that result with the pre-layout CLA adder. Now lets look at the worst and best delay of the CLA adder for the prelayout and post layout case in a tabular form :-

PARAMETERS	POST-LAYOUT	PRE-LAYOUT
MAX DELAY	5.5698 ns	4.009 ns
MAX CLOCK FREQUENCY	2.6 GHz	2.63 Ghz

< SECTION 11 > Verilog code for the CLA adder :-

Till now we saw how we saw the implementation of the CLA adder with the help of the NGSPICE and MAGIC implementation, now we will look at the CLA adder implementation with the help of the verilog coding. The corresponding simulation results are as follows:

The simulation results are for the values


A = 1010 and B = 0101

A = 1111 and B = 1111

A = 0100 and B = 0000

With initial carry cin = 0 for all cases.

Output for the above cases is given below:



So we can see that the results coming at the output is as expected and the sum is also appearing at the positive edge of the second cycle, as per the given question. The inputs are read at every positive edge which then give the sum output at the positive edge of the next cycle. Also on observing we will see that for the 2nd value i.e. when A = 1111 and B = 1111 the sum will come as 1E so the 1 will be reflected in the carry output.

For this verilog implementation, it was asked to use structural implementation. So the corresponding implementation is as follows:

D Flip Flop

```

1 `timescale 1ns / 1ps
2
3 module d_flipflop(D, clk, Q, Qn);
4   output Q;
5   output Qn;
6   input clk;
7   input D;
8   wire o1,o2,o3,o4 ;
9   nand ( o1, D, o2);
10  nand (o2, clk, o3,o1);
11  nand (o3, clk, o4);
12  nand (o4, o3, o1);
13  nand (Qn, o2, Q);
14  nand (Q, Qn, o3);
15
16 endmodule

```

CLA adder module

```

1 module CarryLA_4(a,b,ci,sum,co);
2
3 input [3:0] a,b;
4 input ci;
5
6 output [3:0] sum;
7 output co;
8
9 wire[3:0] g,p,cout;
10 wire G0,P0;
11 wire[9:0] w;
12
13 and a0(g[0],a[0],b[0]);
14 and a1(g[1],a[1],b[1]);
15 and a2(g[2],a[2],b[2]); |
16 and a3(g[3],a[3],b[3]);
17
18 xor x0(p[0],a[0],b[0]);
19 xor x1(p[1],a[1],b[1]);
20 xor x2(p[2],a[2],b[2]);
21 xor x3(p[3],a[3],b[3]);
22
23 and and0(w[0],p[0],ci);
24 or or0(cout[0],g[0],w[0]);
25
26 and and1(w[1],p[1],p[0],ci);
27 and and2(w[2],p[1],g[0]);
28 or or1(cout[1],g[1],w[2],w[1]);
29
30 and and3(w[3],p[2],p[1],p[0],ci);
31 and and4(w[4],p[2],p[1],g[0]);
32 and and5(w[5],p[2],g[1]);
33 or or2(cout[2],g[2],w[5],w[4],w[3]);
34
35 and and6(w[6],p[3],p[2],p[1],g[0]);
36 and and7(w[7],p[3],p[2],g[1]);
37 and and8(w[8],p[3],p[2],p[1],p[0],ci);
38 and and9(w[9],p[3],g[2]);
39 or or3(cout[3],g[3],w[9],w[8],w[7],w[6]);
40
41 and and10(co,cout[3],1);
42
43 xor xor0(sum[0],p[0],ci);
44 xor xor1(sum[1],p[1],cout[0]);
45 xor xor2(sum[2],p[2],cout[1]);
46 xor xor3(sum[3],p[3],cout[2]);
47
48 endmodule

```

CLA adder test bench

```


1 module CarryLAS_tb;
2
3 reg [3:0] a;
4 reg [3:0] b;
5 reg cin;
6 reg clk;
7 wire [3:0] sum;
8 wire [3:0] sumf;
9 wire [13:0] dum;
10 wire of; //overflow
11 wire co;
12 wire [3:0]q1;
13 wire [3:0]q2;
14 integer i;
15
16
17 initial begin
18 $dumpfile("CarryLAS_tb.vcd");
19 $dumpvars(0,CarryLAS_tb);
20 end
21
22 d_flipflopdff1(a[0],clk,q1[0], dum[0]);
23 d_flipflopdff2(b[0],clk,q2[0], dum[1]);
24 d_flipflopdff3(a[1],clk,q1[1], dum[2]);
25 d_flipflopdff4(b[1],clk,q2[1], dum[3]);
26 d_flipflopdff5(a[2],clk,q1[2], dum[4]);
27 d_flipflopdff6(b[2],clk,q2[2], dum[5]);
28 d_flipflopdff7(a[3],clk,q1[3], dum[6]);
29 d_flipflopdff8(b[3],clk,q2[3], dum[7]);
30 d_flipflopdff13(cin,clk,ci, dum[12]);
31
32
33 CarryLA_4 CLA(q1,q2,ci,sum,co1);
34
35
36 d_flipflopdff9(sum[0],clk,sumf[0], dum[8]);
37 d_flipflopdff10(sum[1],clk,sumf[1], dum[9]);
38 d_flipflopdff11(sum[2],clk,sumf[2], dum[10]);
39 d_flipflopdff12(sum[3],clk,sumf[3], dum[11]);
40 d_flipflopdff14(co1,clk,co, dum[13]);
41
42 initial clk = 0;
43 always #10 clk = ~clk;
44
45
46
47 initial
48 begin
49 assign cin =0;
50 assign a=4'b1010;
51 assign b=4'b0101;
52
53
54 #20
55 assign a=4'b1111;
56 assign b=4'b1111;
57
58
59 #20
60 assign a=4'b0100;
61 assign b=4'b0000;
62 #120
63 $finish;
64 end
65
66
67 endmodule

```

So we can see that in case of the structural modeling we make use of the gates and try to make connections as per the schematic of the main circuit.

CONCLUSION :

In this project I was able to understand how circuits are implemented in real life and what all ways are there to implement the circuits. CLA adder was implemented with the help of NGSPICE, MAGIC tool and Verilog coding. This project gave an insight of how we use different component to make a fully functional logical circuit and how we should take care of hold time and setup time to avoid error in our circuits. Finally the output of my adder is high enough to run an inverter of size 20/10 and on passing the sum bit, we will get the inverted output. Below is the result of that:



So, the input sum bit is given by sum_out and output of inverter is given as sum_out_in.