Reproducible commands and workflows with make

The GNU make program was created in 1976 to help build executable programs from source code files. While it was originally developed to assist with programming in the c language, it is not limited to that language or even to the task of compiling code. According to the manual, one "can use it to describe any task where some files must be updated automatically from others whenever the others change." The make program has gone far beyond it's role as a build tool to become a workflow system.

Makefiles are recipes

When you run the make command, it looks for a file called Makefile (or makefile) in the current working directory. This file contains recipes that describe discrete actions that combine to create some output. Think of how a recipe for a lemon pie has steps that need to be completed in a particular order and combination. For instance, we need to separately create the crust, filling, and meringue and then put them together and bake them before we can enjoy our tasty treat. We can visualize this with something called a "string diagram" like below.




Figure 1. A string diagram describing how to make a pie. From Brendan Fong and David Spivak, Seven Sketches in Compositionality: An Invitation to Applied Category Theory.

It's not really important if you make the pie crust the day before and keep it chilled, and the same might hold true for the filling, but it's certainly true that the crust needs to go into the dish followed by the filling and finally the meringue. An actual recipe might refer to a generic recipes for the crust and meringue in parts of the book and list the steps just for the lemon filling and baking

instructions.

We can write a Makefile to mock up these ideas. We'll use shell scripts to pretend we're assembling the various ingredients into some output like crust.txt and filling.txt. For instance, I've written a combine.sh script that expects a file name and a list of "ingredients" to put into the file:

```
$ ./combine.sh
usage: combine.sh FILE ingredients
```

I can pretend to make the "crust" like this:

```
$ ./combine.sh crust.txt flour butter water
```

There is now a crust.txt file with the following contents:

```
$ cat crust.txt
Will combine flour butter water
```

It's common for a recipe in a Makefile to create an output file such as this, but it's not necessary. Note in this example from the pie directory that the clean target actually removes files rather than making them:

```
all: crust.txt filling.txt meringue.txt ①
./combine.sh pie.txt crust.txt filling.txt meringue.txt ②
./cook.sh pie.txt 375 45

filling.txt: ③
./combine.sh filling.txt lemon butter sugar

meringue.txt: ④
./combine.sh meringue.txt eggwhites sugar


crust.txt: ⑤
./combine.sh crust.txt flour butter water

clean: ⑥
rm -f crust.txt meringue.txt filling.txt
```

- ① This defines a target called all. The first target will be the one run when no target is specified. Convention holds that the all target will run all the targets necessary to accomplish some default goal like building a piece of software. Here we want to create the pie.txt file from the component files and "cook" it. The name all is not as important as it being defined first. The target name is followed by a colon and then any dependencies that must be satisfied before running this target.
- 2 The all target has two commands to run. Each command is indented with a Tab character.

- 3 This is the filling.txt target. The goal of this target is to create the file called "filling.txt". It's common but not necessary to use the output file name as the target name. This target has just one command which is to combine the ingredients for the filling.
- 4 This is the meringue.txt target, and it combines the egg whites and sugar.
- 5 This is the crust.txt target that combines flour, butter, and water.
- **6** It's common to have a clean target to remove any files that were created in the normal course of building.

As you can see above, the target (also sometimes called a "rule") has a name followed by a colon. Any dependent actions can be listed after the colon in the order you wish them to be run. The actions for a target must be indented with a Tab character, and you are allowed to define as many commands as you like.



Running a specific target

Each recipe in a Makefile is called a "target," "rule," or "recipe." The order of the targets is not important beyond the first target being the default. Targets can reference other targets defined earlier or later in the file.

To run a specific target, we can run make <target> to have make run the commands for a given recipe:

```
$ make filling.txt
./combine.sh filling.txt lemon butter sugar
```

And now there is a file called filling.txt:

```
$ cat filling.txt
Will combine lemon butter sugar
```

If we try to run this target again, we'll be told there's nothing to do because the file already exists:

```
$ make filling.txt
make: `filling.txt' is up to date.
```

One of the reasons for the existence of make is precisely not to do extra work to create files unless

some underlying source has changed. In the course of building software or running a pipeline, it may not be necessary to generate some output unless the inputs have changed (such as the source code being modified).

To force make to run the filling.txt target, we can either remove that file or run make clean to remove any of the files that have been created:

```
$ make clean
rm -f crust.txt meringue.txt filling.txt pie.txt
```

Running with no target

If you run the make command with no arguments, and it will automatically run the first target. This is the main reason to place the all target (or something like it) first. Be careful not to put something destructive like a clean target first as you might end up accidentally running it and removing valuable data!

Let's run make with the above Makefile and see the output:

- ① We run make with no arguments. It looks for the first target in a file called Makefile in the current working directory.
- ② The crust.txt recipe is being run first. Because we didn't specify a target, make runs the all target which is defined first, and this target lists the crust.txt as it's first dependency.
- 3 Next the filling.txt target is run.
- 4 Followed by the meringue.txt.
- 5 Next we assemble pie.txt.
- 6 And then we "cook" the pie at 375 degrees for 45 minutes.

If you run make again, you'll see the intermediate steps to produce the crust.txt, filling.txt, and meringue.txt files are skipped because those files already exist:

```
$ make
./combine.sh pie.txt crust.txt filling.txt meringue.txt
./cook.sh pie.txt 375 45
Will cook "pie.txt" at 375 degrees for 45 minutes.
```

If you want to force them to be recreated, you can run make clean && make:

```
$ make clean && make
rm -f crust.txt meringue.txt filling.txt pie.txt
./combine.sh crust.txt flour butter water
./combine.sh filling.txt lemon butter sugar
./combine.sh meringue.txt eggwhites sugar
./combine.sh pie.txt crust.txt filling.txt meringue.txt
./cook.sh pie.txt 375 45
Will cook "pie.txt" at 375 degrees for 45 minutes.
```

Makefiles create DAGs

Each target can specify other targets as prerequisites or dependencies that must be accomplished first. These actions create a graph structure where there is some starting point and paths through targets to finally create some output file(s). The path described for any target should be a *directed* (from a start to a stop) *acyclic* (having no cycles or infinite loops) *graph* or a DAG:




Figure 2. The targets may join together to describe a directed acyclic graph (DAG) of actions to produce some result.

Many analysis pipelines are just that—a graph of some input like a FASTA sequence file and some transformations (trimming, filtering, comparisons) into some output (e.g., BLAST hits, gene predictions, functional annotations). You would be surprised at just how far make can be abused to document your work and even create fully functional analysis pipelines!

Using make to compile a c program

I believe it helps to use make for its intended purpose at least once in your life in order to really understand why it exists. Let's take a moment to write and compile a "Hello, World" example in the c language.

In the c-hello directory, you will find a simple c program that will print "Hello, World!". Here is the hello.c source code:

Let's take a moment to learn just enough c to be dangerous going line-by-line:

- ① Like bash, the # character introduces comments in the c language, but this is a special comment that allows external modules of code to be used. Here, we want to use the printf (print-format that we saw in the previous chapter), so we need to include the standard I/O (input/output) module called stdio. We actually only need to include the "header" file, stdio.h, to get at the function definitions in that module. This is a standard module, and the c compiler will look in various locations for any included files to find it. There may come times when you are unable to compile c (or c++ programs) from source code because some header file cannot be found. For example, the gzip library is often used to de/compress data, but it is not always installed in a libary form that other programs may include in this way. Therefore you will have to download and install the libgz program, being sure to install the headers into the proper include directories. Note that package managers like apt-get and yum often have -dev or -devel packages that you have to install to get these headers, e.g., you would install both libgz and libgz-dev or whatnot.
- ② This is the start of a function declaration in c. The int (an "integer") is the return value of the function called main(). The parentheses () list the parameters to the function. There are none, so the the parens are empty. The opening curly brace { shows the start of the code that belongs to the function. Note that c will automatically execute the main() function, and every c program must have a main() function where the program starts.
- 3 The printf() function will print the given string to the command line. This function is defined in the stdio library, which is why we need to #include the header file above.
- 4 return will exit the function and return the value 0. Since this is the return value for the main() function, this will be the exit value for the entire program. The value 0 indicates that the program ran normally think "zero errors." Any non-zero value would indicate a failure.
- (5) This curly brace } is the closing mate for the one on line 2 and marks the end of the main() function.

To turn that into an executable program you will need to have a c compiler on your machine. We can use the gcc (GNU c compiler) with this command:

```
$ gcc hello.o
```

That will create a file called a.out which is an executable file. On my Mac, this is what file will report:

```
$ file a.out
a.out: Mach-0 64-bit executable x86_64
```

And I can execute that:

```
$ ./a.out
Hello, World!
```

I don't like the name a.out, though, so I can use the -o option to name the output file called hello:

```
$ gcc -o hello hello.c
```

Run the resulting hello executable. You should see the same output.

Rather than typing gcc -o hello hello.c every time I modify the hello.c, I can put that as a "target" into a Makefile:

```
hello:
gcc -o hello hello.c
```

And now I can type make hello or just make if this is the first target:

```
$ make
gcc -o hello hello.c
```

If I run make again, nothing happens because the hello.c file hasn't changed:

```
$ make
make: `hello' is up to date.
```

Alter your hello.c file to print "Hola" instead of "Hello," and then try running make again:

```
$ make
make: `hello' is up to date.
```

We can force make to run the targets using the -B option:

```
$ make -B
gcc -o hello hello.c
```

And now our new program has been compiled:

```
$ ./hello
Hola, World!
```

This is clearly a trivial example, and you may be wondering how this is actually a time saver. A real-world project in ${\bf c}$ or any language would likely have multiple $.{\bf c}$ files with headers (.h files) describing their functions so that they could be used by other $.{\bf c}$ files. The ${\bf c}$ compiler would need to turn each $.{\bf c}$ file into $.{\bf o}$ ("out") files and then link them together into a single executable. Imagine you have dozens of $.{\bf c}$ files, and you change one line of code in one file. Do you want to type dozens of commands to recompile and link all your code? Of course not! You would build a tool to automate those actions for you.

We can add targets to the Makefile that don't generate new files. It's common to have a clean target that will clean up files and directories that we no longer need. Here I can create clean target to remove the hello executable.

```
clean:
rm -f hello
```

If I want to be sure that the exeuctable is removed before every running the hello target, I can add it as a dependency:

```
hello: clean
gcc -o hello hello.c
```

It's good form to document for make that this is a "phony" target because the result of the target is not a new file to "make." We use the .PHONY: target and list all the phonies. Here is our complete Makefile now:

```
$ cat Makefile
.PHONY: clean
hello: clean
    gcc -o hello hello.c

clean:
    rm -f hello
```

If you make in the c-hello directory with this Makefile, you should see this:

```
$ make
rm -f hello
gcc -o hello hello.c
```

And there should now be a hello executable in your directory that you can run:

```
$ ./hello
Hello, World!
```

Notice that the clean target can be listed as a dependency to the hello target even *before* the target itself is mentioned. make will read the entire file and then use the dependencies to resolve the graph. If you were to put "foo" as an additional dependency to hello and then try to running make again, you would see this:

```
$ make
make: *** No rule to make target `foo', needed by `hello'. Stop.
```

When we write bash programs, the program is executed from the top to the bottom, each statement one after the other. The Makefile allows us to write independent groups of actions that are ordered by their dependencies. They are essentially like *functions* in a higher-level language. We have essentially written a program who's output is ... a program.

I'd encourage you to cat hello to see what the hello program "looks" like. It's mostly binary information that will look like jibberish, but you will probably be able to make out some plain English, too. You can also use strings hello to extract just the "strings" of text.

Using make for a shortcut

Let's look at how we can abuse Makefiles to create shortcuts for commands. Here we will say "Hello, World!" on the command line using the echo command:

```
.PHONY: hello ①
hello: ②
echo "Hello, World!" ③
```

- ① Since the hello target doesn't actually produce a file, we list it as a "phony" target.
- ② This is the hello target. The name of the target should be composed only of letters and numbers, should have no spaces before it, and is followed by a colon (:).
- 3 The command(s) to run for the hello target are listed on lines that are indented with a tab character.

I often use a Makefile only to remember how to invoke a command with various arguments. That is, I might write an analysis pipeline and then document how to run the program on various data sets

with all their parameters. In this way I'm documenting my work in a way that I can immediately reproduce it simply by running the target!

Defining variables

Here is an example of a Makefile I wrote to document how I ran the Centrifuge app for making taxonomic assignments to short reads:

- ① Here I define the variable INDEX_DIR and assign a value. Note that there must be spaces on either side of the =. I prefer ALL CAPS for my variable names, but this just personal preference.
- ② Run the clean_paired target prior to running this target. This ensures that there is no leftover output from a previous run.
- 3 This action is long, so I used backslashes \ as on the command line to indicate the command continues to the next line.
- 4 To have make use the value of the variable, I deference like \$(VAR). Here I show that I can use the environmental variable \$HOME as the \$(HOME).
- (5) The \$(INDEX_DIR) refers to the variable I defined at the top.

Writing a workflow to find unclustered proteins

We'll revisit the exercise of finding unclustered proteins, this time using make to accomplish the task. Here is a Makefile I wrote to sequence the shell commands:

```
$ cat -n Makefile
    1 # Author: Ken Youens-Clark <kyclark@gmail.com>
     2 # Purpose: Find proteins that do not cluster with CD-HIT
    3
    4 .PHONY: clean report
     5 PROTEINS_FASTA = "proteins.fa"
    6 CD_HIT_CLUSTERS = "proteins.fa.cdhit.clstr"
    7 CLUSTERED_IDS = "clustered_ids"
    8 SORTED IDS = "sorted ids"
    9 UNCLUSTERED_IDS = "unclustered_ids"
   10
   11 all: clean report
   12
   13 clean:
   14
           rm -f $(CLUSTERED_IDS) $(SORTED_IDS) $(UNCLUSTERED_IDS)
   15
   16 sorted ids:
            grep -e '^>' $(PROTEINS_FASTA) | sed "s/^>//; s/|.*//" | sort >
   17
$(SORTED_IDS)
   18
   19 clustered_ids: sorted_ids
            grep -v '^>' $(CD_HIT_CLUSTERS) | awk '{print $$3}' | sed "s/^>//; s/[^0-
9].*//" | sort | uniq > $(CLUSTERED IDS)
   21
   22 unclustered_ids: clustered_ids
   23
            comm -23 $(SORTED IDS) $(CLUSTERED IDS) > $(UNCLUSTERED IDS)
   24
   25 report: unclustered_ids
   26
            $(eval NUM UNCLUSTERED=$(shell wc -l $(UNCLUSTERED IDS) | awk '{print
$$1}'))
           @echo \"$(NUM_UNCLUSTERED)\" proteins in \"$(UNCLUSTERED_IDS)\"
   27
```

Let's discuss:

- Lines 1-2: make uses the # just like bash to indicate text that should be ignored. Here I'm adding two comments so that future users know who wrote this, how to contact me if they have questions, and what this is supposed to do.
- Line 4: I create a .PHONY target to hold the two targets that do not actually "make" a file. They are the clean target (that removes intermediate files) and the report target (that tells the user the result of the analysis).
- Lines 5-9: I'm creating variables to hold the names of the various files that will be used and created in the analysis. Note that, unlike bash, Makefiles requires spaces around the = when you assign a value to a variable. Note that I'm hardcoding the names of the inputs files (PROTEINS_FASTA and CD_HIT_CLUSTERS) where in the bash script I took them from the positional arguments \$1 and \$2. While it's possible to pass arguments to make, e.g. make PROTEINS_FASTA=proteins.fa CD_HIT_CLUSTERS=proteins.fa.cdhit.clstr, I think it borders on the unwise. What I'd rather you take from this example is how we are using make to document and reproduce a sequence of commands. When it comes to implementing more complex analyses

that need to be parameterized, I would recommend you write the pipeline in a language like Python or use an actual workflow system which we will discuss shortly.

- Line 11: Recall that the first target is the one run by default when no target is specified, e.g., you just run make. It's common to call the first target all meaning that it will run "all" the steps. My all target doesn't actually have any commands itself to run but is rather comprised of dependencies listed in the order I want them executed. First I want to clean the directory to ensure that all the intermediate files are removed. Recall that make may choose to not run a target if it sees that the output of the target already exists. Here I want to be sure that every target is run every time. After clean, I specify the last target report which itself has a dependency of unclustered_ids which itself has a dependency of clustered_ids and so on. Note that \$() in bash was the syntax to call an external process in bash, but in make syntax this is how we deference (or interpolate) a variable's value. Also note that we are able to list targets that have not yet been defined by this point in the Makefile.
- Line 16-17: The target to created the "sorted_ids" file. Note that I chose to make the name of the target to be the same as the name of the file that is created, just as in a normal Makefile that we might use to build an executable.
- Line 19-20: The target to build the "clustered_ids" is a long one. The pipes make it difficult to break this onto multiple lines. Since make does not really care about line length, it was easiest to leave this as-is. Note that I had to add an extra \$ in the awk command so that make would not try to interpole the \$3 that needs to be passed literally to awk. Before this target can be run, we require sorted_ids to exist.
- Lines 22-23: The target to run find the unclustered_ids by running the comm command. I list the clustered_ids as a dependency so that it will be run first.
- Lines 25-27: The target to report on the number of proteins we found. I list unclustered_ids as a dependency that must be run first. Note the shenanigans required to run a shell command and capture the output into a variable. This is truly painful syntax that I show you not to convince you to use it but to make you hope that there must a better way. Just because you can do something doesn't mean you should do it. Would you really want to write and maintain this code?

Writing workflows and pipelines

We've seen how we can use the Unix pipe (|) to chain the output of one command as the input to another. This is the meaning of an analysis "pipeline" where we gradually transform some input into some desired output, often by using mulitiple steps and tools. Often the output from a program is almost, but not quite, entirely unlike that which is required for the next program we want to use, so we have to write out own code to massage the data. Another name for all this work is a "workflow" where we define, in some manner, the "flow" of the inputs through the transformations to some eventual output.

In chapter 1, we started out on the Unix command line learning how to issue single commands manually to effect some changes. We saw that we can combine multiple commands with pipes to create files which we used in subsequent actions. Then in chapter 2, we learned enough bash to be able to put all those commands into a single program which we could parameterize and reuse on new input files. Here in this chapter, we've seen that we can describe each step or transformation

as "targets" in a Makefile and let make figure out the order to execute the steps based on the dependencies for each target. (Conceptually, we moved from the idea of an "imperative" approach where we manually noted the actions and their order to a "declarative" approach where we noted the actions and their *dependencies* and let something else infer their *order*.)

As cool as make is, the syntax is a bit painful and easily muddled with that of bash. It's still worthwhile to understand how to use a Makefile to document and reproduce a workflow. If nothing else, I constantly use a Makefile to document how I ran some particular command for a given project. Maybe I want to document a long, complex command that I'm afraid I'll never remember, or maybe I want to run some analysis over mulitple input data sources. While I could write a README file where I document all my commands, I can easily run those commands using make if I go the step further to put them into a Makefile.

I would recommend you try writing one or two of your pipelines with a Makefile just so you can see what it's like. I will include an exercise in the GitHub repo that manipulates some yeast data. You may surprised yourself with just how far you can go in use make to run workflows. The commands for a target need not be limited to primitive shell commands. You can write full programs in bash and Python that get run alongside other programs like BLAST and whatnot. As you bump up against the limitations of make, you may choose to move to a workflow manager. There are literally hundreds to choose from including:

- Snakemake which extends the basic concept make with Python.
- The Common Workflow Language (CWL) defines workflows and parameters in a configuration file (in YAML), and you use tools like cwltool or cwl-runner (both implemented in Python) to execute the workflow with another configuration file that describes the arguments.
- The Workflow Description Language (WDL) takes a similar approach to describing workflows and arguments and can be run with the Cromwell engine.
- Pegasus allows you to use Python code to describe a workflow that then is written to an XML file that is the input for the engine that will run your code.
- Nextflow is similar in that you use a full programming language called "Groovy" (a subset of Java) to write a workflow that can be run by their engine.

All of these systems have the same basic ideas as make, so understanding how make works and how to write the pieces of your workflow and how they interact is the basis for any larger analysis workflow you may create.

Further reading

Here are some other resources you can use to learn about Make:

- Online manual: https://www.gnu.org/software/make/manual/make.html
- GNU Make Book by John Graham-Cumming, No Starch Press, 2015: https://nostarch.com/gnumake
- *Managing Projects with GNU Make* by Robert Mecklenburg, O'Reilly, 2009: http://shop.oreilly.com/product/9780596006105.do