# CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

**IO Organization** 



Lecture No.- 04

# **Recap of Previous Lecture**









# **Topics to be Covered**









Topic DMA

Topic Modes of DMA

Topic Cycle Stealing






Enables data transfer between I/O and memory without CPU intervention

Need a hardware: DMAC









Starting Address

2. Data Count 
$$\checkmark$$
 $5-bits \Rightarrow (1111)_2 = (31)_{10}$ 

During DMA transfer CPU is

blocked.



After how much time CPU takes the Control of the buses back from DMAC.





- 1. Burst Mode
- 2. Cycle Stealing
- 3. Interleaving DMA





#### **Burst Mode:**

when control of the buses is given to DMAC, then it transfers one block of data, before CPU takes back the control.

1 block size => 512B to 2k bytes (typically)





#### **Cycle Stealing:**

5/000 I/O device takes time to prepare data internally. Hence while I/O device prepares data, CPU keeps the Control of the buses. When data is ready, CPU gives control of the buses to DMAC to transmit it to memory and then CPU again takes back the Control of the buses.

Time for which control of the buses will be with DMAC => 1 mem. cycle time,

Time in which rend/write performed on one
add of memory.

dysends on I/o Speed Assuming:-Reparation time of data in I/o device = tx - dépends on mem speed transfer time of prepared data to memory = ty % of time CPU is blocked due to DMA = ty # 100%.

(burst mode) tx + ty % of time CPV is blocked due to DMA = ty \* 100%.

(cycle stealing)





#### **Interleaving DMA:**

cru gives control of the buses to DMAC only when the buses are not needed.

CPU will be blocked for very-very less time due to DMA.

#### [NAT]



#Q. Consider a device operating on 1MBPS speed and transferring the data to memory using cycle stealing mode of DMA. If it takes 2 microseconds to transfer 16 bytes data to memory when it is ready/prepared. Then percentage of time CPU is blocked due to DMA is?

ty = 2 lesec

1. of time CPU blocked = 
$$\frac{ty}{tx}$$
 \* 100%.

=  $\frac{2 \text{ trsec}}{16 \text{ trsec}}$  \* 100%.

=  $\frac{12.5\%}{16}$  Ans.

= 16 Usec

# From preparebr time to I/o speed:

In 1 usec time, data = 16 bytes

In 1 usec — 11 — = 
$$\frac{16B}{16}$$
 =  $\frac{1B}{10^{-6}}$  sec

In 1 sec — 11 — =  $\frac{1B}{10^{-6}}$  sec = 1MB/sec

Que) If data preparel time in I/o = 100 Usec > % of time CPU is blocked be to DMA = 2% > cycle steating mode used > remany cycle time = \_\_\_\_\_ lesec ?

 $\frac{50\text{ h}}{2\text{ h}} = \frac{\text{ty}}{\text{howsec}} * too \text{ h}$   $\frac{50\text{ h}}{\text{ty}} = 2 \text{ MSeC}$ 

## If device operates on 2MBPS speed then data preparation time of 4 byte data is \_\_\_\_ Usec ?

Ans



#Q. Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHz processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is bits per second?

Data size = 8 bits
$$t_y = 1 CPU \text{ cycle} = \frac{1}{2MHz} = 0.5 \text{ usec}$$

$$t_x = 100 \text{ usec}$$

In 100 Usec. data prepared = 8 bits

In 1 sec, — 11 — = 8 bits

100 \* 10 6 sec

= 8 \* 10 6 bits

100 sec

= 80 000 bits / sec

GATE PYQ On a non-pipelined sequential processor, a program segment, which is the part of the #Q. interrupt service routine, is given to transfer 500 bytes from an I/O device to memory. Initialize the address register Initialize the count to 500 LOOP: Load a byte from device Store in memory at address given by address register Increment the address register Decrement the count If count !=0 go to LOOP 500 time. SAssume that each statement in this program is equivalent to a machine instruction

which takes one clock cycle to execute if it is a non-load/store instruction. The loadstore instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory.

What is the approximate speed up when the DMA controller based design is used in a place of the interrupt driven program based input-output?

Speed up of DMA as compared to interrupt mode

Interrupt mode time = 3502

DMA time = 3.4

DMA time = 20+2\*500 = 1020





#Q. The DMA controller has data count register of size 8-bits. The memory is byte addressable. The maximum number of bytes the DMA can transfer to memory at a time without giving the control of the buses back to CPU?

mase value in data count reg. = 
$$(11111111)_2$$
  
=  $(255)_{10}$ 

### [NAT]



- #Q. The DMA controller has data count register of size 8-bits. The memory is byte addressable.
  - 1. Minimum how many times DMA needs to take control from CPU to transfer a file of 500 bytes?  $\Rightarrow 2$
  - 2. Minimum how many times DMA needs to take control from CPU to transfer a file of 15K bytes?

$$\frac{500 \text{ B}}{255 \text{ B}} = 2 \text{ times}$$
=\frac{15 \times \text{ bytes}}{255 \text{ bytes}} = \frac{15 \times 1024}{255}
= 61



#Q. The size of the data count register of a DMA controller is 16bits.

The processor needs to transfer a file of 29, 154 kilobytes from disk to main memory.

The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is \_\_\_\_\_.

$$= \frac{29154 * 1024}{(2^{16}-1)} = \frac{29154 * 1024}{65535} = \frac{455.5}{=} = \frac{456}{=} \text{ Ary.}$$





- #Q. If a word preparation time in IO device and word transfer time to memory from IO device are same. Then?  $t_{\infty} = t_{\gamma}$
- A 100% time CPU is blocked due to DMA in cycle stealing mode
- B 50% time CPU is blocked due to DMA in cycle stealing mode
- 100% time CPU is blocked due to DMA in burst mode
- 50% time CPU is blocked due to DMA in burst mode

% of time CPU blocked (burst mode) = ty \* 100% = 50%



# 2 mins Summary



Topic

**DMA** 

Topic

Modes of DMA

Topic

Cycle Stealing





# Happy Learning

THANK - YOU