CS & IT

ENGINERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Pipeline Processing



Lecture No.- 04

Recap of Previous Lecture









Instruction Pipeline Topic

Stall Cycles Topic

Pipeline Hazard Topic

Topics to be Covered









Topic Instruction Pipeline

Topic

Pipeline Hazard

Topic

Operand Forwarding

Topic

Branch Prediction



Topic: Instruction Pipeline



IF: Instruction Fetch

ID: Instruction Decode & Address Calculation

OF: Operand Fetch

EX: Execution

WB: Write Back



Topic: Instruction Pipeline



Clock Cycles

Instructions



Topic: Pipeline Hazards



Situations that prevent the next instruction from being executing during its designated clock cycle



Topic: Pipeline Hazards



- Structural Hazard / Resource Conflict
- 2. Data Hazard / Data Dependency
- 3. Control Hazard / Branch Difficulty



Topic: Structural Hazard




2 different segments try to use same resource at same time.



Topic: Data Hazard or Data Dependency



Result of an instruction is used as input in next



operand forwarding:-

I =
$$RI \leftarrow R2 + R3$$
 IF ID OF EX ωB

I = $RY \leftarrow R1 * R5$ IF ID OF EX ωB

Data dependency:
1. ALU to ALU

no stalls

2. Memory to ALU

 $R3 \leftarrow M[add.]$ Load instr $R4 \leftarrow R3 * R2$ stalls

3. ALU to Memory

R4 - R6 * R5 M[add.] - R4 store inst"



Topic: Control Hazard or Branch Difficulty



Hazards because of branch instructions

Soin Jelayed branch (by compiler)

Insert no-operal" or independent

instrs after branch instr. Hardware solution

Branch prediction

Delayed branch: Branch inst" II: - Branch insth inst^h 1 IZ:- next to branch inst" Next to branch instr OF (EX) WB IF ID Branch ID OF EX WB IF ID OF EX WB TF ID OF EX WB target inst

Ans = 8



Consider a pipelined processor with the following four stages: #Q.

> ID: Instruction Decode and Operand Fetch IF: Instruction Fetch

WB: Write Back EX: Execute

The IF, ID, and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycle in the EX stage. Operand forwarding is used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions?

ADD R2, R1, R0

MUL R4, R3, R2

SUB R6, R5, R4

R2←R1+R0 7 data dependency is there but
R4←R3*Ř2 no stalls due to them because
R6←R5-Ř4 operand forwanding is used.

no. of aycles without any hazard = k+n-1 = 4+3-1=6
stalls due to structural hazard for 1 MULinstn = 2

Total = 8

In prev. Quest', prog. has following inst' CCA MUL n = 7MUL k = 4 ADD MUL ω/o hazard = 4+7-1= 10 SUB stalls for MUL inst^{ns} = 4*2=8 MUL

no. of cycles = - 9 Total = \frac{18}{-} Ans.

no. of instrs

ADD type = 4

Stalls

Stalls

ADD type = 4

$$5 = 5$$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$
 $5 = 5$

= 4 0 w/o hazard, no of cycles = 5+14-1 = 18 5 5*1=5 stalls for structural hazard = 5+4+12=21

30





The instruction pipeline of a RISC processor has the following stages: #Q. Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB), The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 100 instructions. In the PO stage, 40 instructions take 3 clock cycles each, 35 instructions take 2 clock cycles each, and the remaining 25 instructions take 1 clock cycle each. Assume that there are no data hazards and no control hazards.

The number of clock cycles required for completion of execution of the sequence of instruction is ____?

$$IF - 1$$
 $ID - 1$
of - 1
 $90 - 35 = 25$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 $90 - 3 = 2$
 90

$$\omega/o \text{ hazard} = 5 + 100 - 1 = 104$$

$$\text{stalls} = 115$$

$$\frac{219}{-}$$

[NAT] GATE-PYQ



#Q. Consider a 4-stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below:

	S ₁	S ₂	S_3	S ₄
I1	2	1	1	1
12	1	3	2	2
13	2	1	1	3
14	1	2	2	2

What is the number of cycles needed to execute the following loop? For (i = 1 to 2) (I1; I2; I3; I4)

	1	2	3	4	5	6	7	&	9	10	. 11	1	2			
土」	51	SI	52	53	54											
I2			51	52	52	52	53	53	54	54						
I 3				SI	51	-	52	1	53	1	sy	54	54			
14						SI	1	52	52	53	53	-	-	54	54	
J1							51	51	_							

[NAT]



	S1	S2	S3	S4
I1	2	73	74	75
12	73 E	6 4	8 2	10
13 - E	5	7	9	13
I4	6	9	11	15
I1	8	10	12	16
12	9	13	14	18
I3	- 11	14	15	21
I4	12	16	18	23

	S ₁	S ₂	S ₃	S ₄
I1	2	1	1	1
12	1	3	2	2
13	2	1	1	3
I4	1	2	2	2



2 mins Summary



Topic

Instruction Pipeline

Topic

Pipeline Hazard

Topic

Operand Forwarding

Topic

Branch Prediction





Happy Learning

THANK - YOU