# CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

**Cache Organization** 



Lecture No.- 08

### **Recap of Previous Lecture**





## **Topics to be Covered**









**Block Replacement** Topic

Miss Penalty Topic

Types of Cache Miss Topic



#### **Topic: Block Replacement**



Direct mapping:


cm 0 1 1,5 2 4 blocks



ceu requests mm block no.

> 1,5 replace block 1 from cm

z-way Set ass:-



mm

4,8 are already present in Cache and CPU requests for block 12 Miss; so bring block 12 from mm to cache! To replace one of block 4,8; replacement policy is used.

Direct mapping => no any replacement policy needed set ass. or => replacement policy is needed fully ass.

Replacement policies:

- 1. FIFO (First In first out)
- 2. Optimal

  2. Optimal


  3. LRU (Least leantly Used) => Replace the block which has not been used


  for largest period of time.

#### [MCQ]



#Q. Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is: (note: - cache initially empty)














Cache

no- of sets = = = 2



#Q. Consider a Direct Mapped Cache with 8 cache blocks (numbered 0-7). If the memory block requests are in the following order

3, 5, 2, 8, 0, 63, 9, 16, 20, 17, 25, 18, 30, 24, 2, 63, 5, 82, 17, 24.

Which of the following memory blocks will not be in the cache at the end of

the sequence?



C 20





#Q. Consider a 4-way set associative cache (initially empty) with total 16 cache blocks. The main memory consists of 256 block and the request for memory blocks is in the following order:

0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155

Which one of the following memory block will not be in cache if LRU replacement policy is used?

1		`	
	Λ		
	_		
		_	

Ø 48	¥32
1	133

129

_			
D	216		

8

129


73

#### [MCQ]



#Q. Consider a fully associative cache with 8 cache blocks (numbered 0−7) and the following sequence of memory block requests:

If LRU replacement policy is used, which cache block will have memory block 7?



A

**B** 5

**C** 6

D

7



#### **Topic: Cache Miss Penalty**



Time required to bring a missed block from main memory to cache



#### **Topic: Cache Miss Penalty**



**Assume:** 

Cycles required to send address to memory : 1 cycle

Cycles required to access 1 main memory cell : 10 cycles

Cycles required to transfer 1 cell data to cache : 1 cycle

Cache Block Size	Main memory cell size	Miss Penalty
4 bytes	1 byte	1+(4*10)+(4*1)=45
4 bytes	2 bytes	1+(2*10)+(2*1)=23
4 bytes	4 bytes	1+(1*10)+(1*1)=12 0

#a of in previouest yele time is 2 ns, then miss penalty in ns will be &

 $\frac{501}{23 \times 2} = 9605$   $\frac{23 \times 2}{12 \times 2} = 9605$   $\frac{12 \times 2}{12 \times 2} = 2405$ 

#a In prev. auest, CPU clock rule = 2GHz, then miss penalty in ns will be?

 $\frac{501}{29}$  cycle time =  $\frac{1}{29 \text{Hz}} = 0.5 \text{ ns}$ 

miss penalty: 45 \* 0.5 = 22.5 ns 23 \* 0.5 = 11.5 ns12 \* 0.5 = 6 ns

#### [NAT]



#Q. A certain processor deploys a single-level cache. The cache block size is 8 words, and the word size is 4 bytes. The memory system uses a 60 MHz clock. To service a cache-miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is \_\_\_\_\_\_ ×106 bytes/sec?

miss penalty = 
$$1+3+8=12$$
 ydles =  $\frac{12 * 1}{60 \text{ mHz}}$   
=  $\frac{1}{5}$  Usec  
= 0.2 Usec

in 0.2 usec time, data transfer = 32 Bytes

in 1 sec =  $\frac{32 \text{ B}}{0.2 \times 10^6 \text{ sec}}$ =  $\frac{32 \text{ B}}{0.2 \times 10^6 \text{ Sec}}$ 





- 1. Cold or Compulsory Miss
- 2. Capacity Miss
- 3. Conflict Miss





#### 1. Cold or Compulsory Miss

First time access of a block will always cause a miss

To reduce Cold misses: Increase block size





#### 2. Capacity Miss

If cache is full and hence miss occurs. (which is not cold miss)
To reduce Capacity misses:

> Increase cache size





#### 3. Conflict Miss

is not

If cache a tis full and hence miss occurs due to tag mismatch

To reduce Conflict misses:

Les increase associativity

(and also it's not the cold miss)

the current set is full

Fully associative cache: It has only single set

| Honce in fully ass. Cache |
| no. of conflict misses are zero.



#### Topic: Example



- · No. of blocks in cache = 4 2 no of sets in cache = 4 = 2
- 2-way set associative cache
- LRU replacement policy
- cm set no. = (mm block no.) %. no. of sets requests for main memory blocks

CI O	✓ ×	Ce Ce	old cold	Cold	
0,	4, 0, 8,	0, 4, conflict	1, 3,	1, 5,	1, 3
cold cold	O	484			Capacit
1	1	2/20			



#### 2 mins Summary



Topic

**Block Replacement** 

Topic

Miss Penalty

Topic

Types of Cache Miss





# Happy Learning THANK - YOU