CS & IT

ENGINERING

COMPUTER ORGANIZATION AND ARCHITECTURE

IO Organization



Lecture No.- 03

Recap of Previous Lecture







Topics to be Covered









Topic Interrupt Mode

Topic DMA

Topic Modes of DMA



Topic: Modes of Transfer



- 1. Programmed I/O
- 2. Interrupt I/O
- 3. DMA



Topic: Programmed IO



- There is no any provision through which IO can inform to CPU about data transfer
- IO sets its own status and waits
- CPU runs program periodically and checks the status of each device one-by-one
- If any device has its status set then CPU performs data transfer for it.



Topic: Interrupt Initiated IO



 IO device has a provision (Interrupt Signal) to inform to CPU about communication.



Topic: Interrupt Initiated IO



- IO device has a provision (Interrupt Signal) to inform to CPU about communication.
- When CPU receives interrupt:
 - It completes execution of current instruction
 - Saves the status (PC, PSW etc.) of current process onto the stack
 - Branches to service the interrupt
 - Resumes the previous process by taking out the values from stack



Topic: Vectored vs Non-Vectored

Interrupt





Topic: Maskable vs Non-Maskable





Topic: Internal Vs External

Pw

from devices



Topic: Simultaneous Interrupts



If multiple devices generale interrupt simultaneously, then interrupt from higher priority device will be serviced first.


Evenity based interrupt handling

11/\omega 501^n \quad \text{priority of devices are fixed.}

Serial (dairy chaining)

(INTR) Interrupt from devices Request CPU Interrupt To I/O devices
Acknowledgement (INTA)V single INTR line => Multiple

with single INTR line => Multiple simultaneous interrupts possible



→ Device generates interrupt

→ CPU accepts it by sending Ack.

→ Device sends vector through data bus



Topic: Time Required in Interrupt IO



= Interrupt overhead time + Interrupt service time interrupt till before CPU starts service



#Q. Consider a CPU which takes 0.05 microseconds as interrupt overhead time when a device generates interrupt for CPU, and CPU accepts it. After that CPU takes 6 cycles to service the interrupt. If CPU runs on 10MHz clock rate then total time CPU spends for interrupt service is _____ microseconds?

[NAT]



- #Q. A device with data transfer rate 20 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 10 microsecond.
 - 1. Total time required in programmed IO for 10 bytes data transfer? ⇒≤≤50 ℳs
 - 2. Total time required in interrupt IO for 10 bytes data transfer? ⇒ 510 从s
 - 3. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

I Rogrammed I/o time = (status check time) + Data transfer time)

1 Byte time from I/o + 10 byte transfer time = 50 usec + 10 *50 lisec 550 Usec 20 kB, transfer time = 1 sec = 1sec * 18 zok8

 $1B - 11 - \frac{1 \sec x}{20 \times x} \times 1B$ $= \frac{1}{20} \times x \times 1B$

2) Interrupt I/O time = Interrupt + Service time time



#Q. A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 microsecond. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

$$=\frac{100 \, \text{Ms} + 0}{4 \, \text{Msec} + 0} = \frac{100 \, \text{Ms}}{4 \, \text{Ms}} = \frac{25}{4 \, \text{Ms}}.$$

for 10 kB, time = 1 sec 1B, -11- = 1 sec * 1B 10 kB * 1B = 0.1 msec = 100 Usec







- Enables data transfer between I/O and memory without CPU intervention
- Need a hardware: DMAC


La DMA Gortholler

-> DMAC is a special purpose processor which performs data transfer blow mem. & I/O.

generale add. l Generale add. l Control signals











- 1. Starting Address: add of mem starting from where the data transfer starts.
- 2. Data Count: count of data (bytes one words) to be transferred.

byte addressabe memory word addressable memory

ex:-	Initially	After 1B transferred	After 119on byte		
starting add.	500	501	502		
Data count	_12_	11	10	** * * *	0
(in bytes)					

Spo 12 bytes

Data transfer with DMA stops when data count becomes zero.

ex:;f data count Reg.

and value = (1001) => no. of bytes transferred = 9

if data count reg = 15)10

max no of bytes DMA can transfer at time = 15 bytes

=> while DMA transfer CPU can perform only those operations which do not require buses.

mostly CPU will be blocked



2 mins Summary



Topic Interrupt Mode

Topic DMA

Topic Modes of DMA





Happy Learning

THANK - YOU