CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Cache Organization



Lecture No.- 01

Recap of Previous Lecture







Topics to be Covered









Topic

Associative Memory

Topic

Locality of Reference

Topic

Cache Memory



Topic: DRAM Refresh



arrangement

DRAM refresh is done periodically.


Represh Read or write refresh, Read or write y time refresh period

. .

[NAT]




- #Q. Consider a DRAM which can be refreshed in 10ns. The refresh period is 0.05 microseconds.
 - . 1. % of time taken in refresh? $\frac{10}{50} * 100\% = 20\%$
 - 2. % of time remaining for read write is? = $\frac{40}{50}$ * 100 % = 80%.





#Q. A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M X 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is 2¹⁴ The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closet integer) of the time available for performing the memory read/write operations in the main memory unit is _____?



1 2'0 taken as 1000

210 taken as 1024

= 800 Usec

= 0.8 msec

Time remaining for R/W = 2-0.8 = 1-2

1 of time for R/w = \frac{1.2}{2} * 100%

= 60%

= 819200 nsec

= 0.8192 msec

= 2 -0.8192 = 1.1808

 $= \frac{1.1808}{2} * 1000\%$ = 59.04% = 59%.

no of cells


$$\begin{cases} x = 128k \\ y = 2 \end{cases}$$



A DRAM chip of $256K \times 8$ bits has x rows of cells with y cells in each row? If #Q. DRAM takes 20ns for 1 refresh and 2.56 milliseconds for entire chip refresh then the value of x, y are

no of cells =
$$256k = 2^{8}$$

 $x*y = 256k$



no. of cells = 256k = 28 chip refresh time = no. of rows of cells x*y = 256k
* 1 refresh time

$$x = \frac{2.56 \, \text{ms}}{20 \, \text{ns}}$$

$$9c = \frac{0.128 \text{ ms}}{\text{hs}} = \frac{128 * 2^{-10} * 2^{-10}}{2^{-30}}$$





Topic: Associative Memory



CPU knows

Known as content addressable memory also





-> cells do not have addresses
-> Each cell contains 2 info
-> CPU's generated value is compared with first infor of
each cell. — subichever cell's content is matching, it's associated infor a is sent to CPU for access. infor 2 is sent to CPU for access.
-) Comparison in Edit Cell Parison
-> very-very fast.

Associative mem. Used for


- 1. Cache
- 2. TLB (Translation bookaside Buffer)



Topic: Locality of Reference



If CPU has requested one address for memory access, then that particular address or near by addresses will be accessed soon.







Topic: Locality of Reference



Types:


1. Spatial (according to space) =) if nearly addresses accessed soon

2. Temporal (acc. to time) => if same address accessed soon



main mem








Topic: Cache Memory



Use of cache reduces ang. mem. access time.





Topic: Working of Cache Memory



- 1. Cache Hit: when demanded content of CPU is present in cache
- 2. Cache Miss: - 11 11 is not 11 -
- 3. Hit Ratio: fraction of time CPU experiences hit in Cache.

Miss ratio = 1-H

when there is cache miss, then the demanded content of sent from mon to CPU. And along with it, the block (which contains missed content) is copied from mm to cache for future references. > only for read operations



2 mins Summary



Topic

Associative Memory

Topic

Locality of Reference

Topic

Cache Memory





Happy Learning THANK - YOU