




CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

CPU & Control Unit

Lecture No.- 01



By- Vishvadeep Gothi sir

Recap of Previous Lecture



Topic

Addressing Modes ✓

Topic

Types of Addressing Modes ✓

Topic

CPU Cycle

Topic

CPI

Topics to be Covered



Topic

CPU

Topic

MIPS

Topic

Data Path

Topic

Control Unit

Topic

Control Unit Organization



Load \Rightarrow mem. to CPU data transfer

store \Rightarrow CPU to mem. data transfer



Topic : CPU

1. CPU Cycle
2. CPU Clock rate
3. CPI

4. Execution Time = $CPI * \text{cycle time}$

$\Rightarrow n * CPI * \text{cycle time}$

	Add. or Bits or bytes	Time
K	2^{10}	10^3
M	2^{20}	10^6
G	2^{30}	10^9
<p>millisecond ^(ms) $\Rightarrow 10^{-3}$ sec.</p> <p>microsecond ^(us) $\Rightarrow 10^{-6}$ sec</p> <p>Nanosecond ^(ns) $\Rightarrow 10^{-9}$ sec</p>		



ex:- CPU clock rate 2GHz

cycle time = ?

$$\begin{aligned}\underline{\text{sol}^n} \text{ cycle time} &= \frac{1}{2 \text{ GHz}} \\ &= \frac{1 \text{ second}}{2 * 10^9} \\ &= \frac{1}{2} \text{ nsec} \\ &= 0.5 \text{ nsec}\end{aligned}$$

$$\frac{1}{\text{GHz}} = \text{nsec} \Rightarrow \frac{1}{\text{nsec}} = 1 \text{ GHz}$$

$$\frac{1}{\text{MHz}} = \text{usec} \Rightarrow \frac{1}{\text{usec}} = 1 \text{ MHz}$$

$$\frac{1}{\text{kHz}} = \text{msec} \Rightarrow \frac{1}{\text{msec}} = 1 \text{ kHz}$$

ex:-

$$= 0.2 \text{ nsec}$$

$$= 0.0002 \text{ usec}$$

ex:- ②

$$= 20 \text{ usec}$$

$$= 20000 \text{ nsec}$$

ex:-

$$= 0.2 \text{ GHz}$$

$$= 200 \text{ MHz}$$

ex:-

$$= 20000 \text{ kHz}$$

$$= 0.02 \text{ GHz}$$



Topic : MIPS

Million Inst^{ns} Per second

↓
no. of inst^{ns} executed by a CPU in one second
(in million)

in t seconds no. of inst^{ns} executed = n

$$\begin{aligned} \text{in } 1 & \quad \frac{n}{t} \\ &= \frac{n}{n * CPI * \text{cycle time}} \\ &= \frac{1}{CPI * \text{cycle time}} \end{aligned}$$

$$\text{MIPS} = \frac{1}{\text{CPI} * \text{Cycle time} * 10^6}$$

$$\text{MIPS} = \frac{\text{clock rate}}{\text{CPI} * 10^6}$$



Topic : Average CPI

Consider computing the overall CPI for a machine A for which the following performance measures were recorded when executing a set of benchmark programs. Assume that the clock rate of the CPU is 200 MHz

Instruction Category	Number of Instructions	No. of cycles per Instruction	Total cycles
ALU	48	1	$48 * 1 = 48$
Load & Store	10	3	$10 * 3 = 30$
Branch	39	4	$39 * 4 = 156$
Other	3	5	$3 * 5 = 15$
Total = 100			249

$$\text{Avg. cycles per inst}^n (\text{CPI}_{\text{avg}}) = \frac{\text{Total cycles}}{\text{no. of inst}^{\text{ns}}}$$

$$= \frac{249}{100}$$

$$= 2.49$$

$$\text{MIPS} = \frac{200 \text{ MHz}}{2.49 * 10^6} = 80.32 \text{ MIPS}$$

#Q. Consider two processors P1 and P2 executing the same instruction set. Assume that under identical conditions, for the same input, a program running on P2 takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P1. If the clock frequency of P1 is 1GHz, then the clock frequency of P2 (in GHz) is _____?

	P1	P2
execution time	t_1	$t_2 = 0.75 t_1$
CPI	C_1	$C_2 = 1.2 C_1$
freq. (clock rate)	$f_1 = 1\text{GHz}$	$f_2 = ?$
no. of inst ^{ns}	n_1	n_2

$$n \text{ no. of inst}^{\text{ns}} \text{ execution time} = \frac{n * CPI}{\text{clock rate}}$$

$$n_1 = n_2$$


$$\frac{t_1 * f_1}{CPI_1} = \frac{t_2 * f_2}{CPI_2}$$

$$\frac{\cancel{t_1} * 1\text{GHz}}{\cancel{C_1}} = \frac{0.75 \cancel{t_1} * f_2}{1.2 \cancel{C_1}}$$

$$f_2 = \frac{1.2}{0.75} * 1\text{GHz} = 1.6\text{GHz}$$



Topic : ALU





Topic : Datapath




multiplexers

Collection of functional units such as arithmetic logic units or ~~multipliers~~

to Perform data processing operations



Topic : Datapath



operation \Rightarrow

$$R1 \leftarrow R2 + R3$$

\Downarrow

microoperations:-

$$S \leftarrow R2$$

$$T \leftarrow R3$$

$$AC \leftarrow S + T$$

$$R1 \leftarrow AC$$

operation:-

Instⁿ fetch

$$AR \leftarrow PC$$

$$DR \leftarrow M[AR]$$

$$IR \leftarrow DR, \quad PC \leftarrow PC + 1$$

ex:- Assume all mem. access ^{micro}operations take 4 CPU cycles,
and remaining all take 1 CPU cycle.

no. of CPU cycles for

$$\frac{R1 \leftarrow R2 + R3}{\Downarrow}$$

4 cycles

$$\frac{\text{inst}^n \text{ fetch}}{\Downarrow}$$

$1 + 4 + 1 = 6 \text{ cycles}$



Topic : Control Unit



It generates control signals and sends them to different-different components of computer.

The components perform their respective operations accordingly.

To perform microoperatⁿ:-

$$S \leftarrow R2$$

$$T \leftarrow R3$$

$$AC \leftarrow S + T$$

$$R1 \leftarrow AC$$

control signals $\Rightarrow R2_{out}, S_{in}$

—||— $\Rightarrow R3_{out}, T_{in}$

—|— $\Rightarrow S_{out}, T_{out}, ALU_{addition}, AC_{in}$

—||— $\Rightarrow AC_{out}, R1_{in}$

$AR \leftarrow PC \quad \Rightarrow \quad PC_{out}, AR_{in}$

$DR \leftarrow M[AR] \quad AR_{out}, \text{Memory read}, DR_{in}$

$IR \leftarrow DR, PC \leftarrow PC + 1 \quad DR_{out}, IR_{in}, PC_{incr}$



Topic : Hardwired Control Unit


Control logic is implemented with Gates, flip-flops, decoders and other digital circuits.

Advantage: Can be optimized to produce a faster mode of operation.

Disadvantage: Rearranging the wires among various components is difficult.



Topic : Hardwired Control Unit



#Q. A hardwired CPU uses 10 control signals S1 to S10, in various time steps T1 to T5, to implement 4 instructions I1 to I4 as shown below:

	T1	T2	T3	T4	T5
I1	S1, S3, S5	S2, S4, S6	S1, S7	S10	S3, S8
I2	S1, S3, S5	S8, S9, S10	S5, S6, S7	S10	S1, S3
I3	S1, S3, S5	S7, S8, S10	S2, S6, S9	S10	S1, S3
I4	S1, S3, S5	S2, S6, S7	S5, S10	S6, S9	S10

Which of the following pairs of expressions represent the circuit for generating control signals S5 and S10 respectively?

A

$$S5 = T1 + I2 \cdot T3 \text{ and}$$

$$S10 = (I1 + I3) \cdot T4 + (I2 + I4) \cdot T5$$

B

$$S5 = T1 + (I2 \cdot I4) \cdot T3 \text{ and}$$

$$S10 = (I1 + I3) \cdot T4 + (I2 + I4) \cdot T5$$

C

$$S5 = T1 + (I2 \cdot I4) \cdot T3 \text{ and}$$

$$S10 = (I1 + I3 + I4) \cdot T2 + (I2 + I3) \cdot T4 + (I2 + I4) \cdot T5$$

D

$$S5 = T1 + (I2 \cdot I4) \cdot T3 \text{ and}$$

$$S10 = (I2 + I3) \cdot T2 + I4 \cdot T3 + (I1 + I3) \cdot T4 + (I2 + I4) \cdot T5$$



2 mins Summary



Topic

CPU

Topic

CPI & MIPS

Topic

Datapath

Topic

Control Unit

Topic

Hardwired Control Unit



Happy Learning

THANK - YOU