# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE

**Instruction & Addressing Modes** 



Lecture No.- 03

### **Recap of Previous Lecture**











Topic

Instruction

## **Topics to be Covered**









Topic **Register Spill** 


Topic

Variable Length Instructions

Ans = 
$$(64-x)*2^8$$



#Q. Consider a system which supports 3-address and 2-address instructions both. It has 30-bit instructions with 8-bit addresses. If there are 'x' 3address instructions, then maximum how many 2-address instructions can be formulated?



Assume there are 512 2-add instris in prev. Quest's then max no of 3-add instris are ?

$$(64-x)*2^8 = 512$$


$$\chi = 62$$

$$Ans = 62$$





#Q. Consider a system which supports 2-address and 1-address instructions both. It has 24-bit instructions with 10-bit addresses. If there are 4096 1address instructions then maximum how many 2-address instructions can be formulated?



## Reg. ⇒ 6-bits



#Q. Consider a system with 16-bits instructions and 64 CPU registers. The System supported 2 types of instructions: Type-A and Type-B.

Type-A instructions have an opcode, one register operand and one immediate operand of 3-bits

Type-B instructions have an opcode, and 2 register operands.

If there are 10 Type-B instructions supported by the system then maximum how many Type-A Instructions supported by the system?

Type-A

opcode Reg. Immind
opcode Seg. Immind
operand

7

4

3


max = 6 \* 2 = 48

#### [NAT] GATE-2020






#Q. A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is \_\_\_\_?



R-type 
$$\leftarrow 16 - 3$$
  
Opcode Reg. 1 Reg. 2  
 $4666$   
max opcodes =  $2^4 = 16$   
 $yed$  opcodes =  $x$   
 $yed$  opcodes =  $x$ 



#### [NAT] GATE-2018

> 4-bits

16-6:45


6-bits



A processor has 16 integer registers (R0, R1, ..., R15) and 64 floating point #Q. registers (F0, F1, ..., F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type 4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating-point register operand (1F).

The maximum value of N is \_\_\_\_\_?

 $4ns = \frac{32}{2}$ 



Instruction length Variable Fixed opcode => fixed for all
type of
instns opcode => variables (Expanding opcode)



- Consider there are 3 types of instructions in system: #Q.
  - Register Operand instructions: One opcode and 2 registers
  - 2. Memory Operand instructions: One opcode, 1 register and 1 memory address
  - 3. Immediate Operand Instructions: One opcode, 1 register and 1 immediate operand

Number of registers = 64) Reg. = 6-6its


Number of registers (3)

Number of registers


Maximum and Minimum instruction length are?

To tal no. of instrus  
= 
$$10+12+4=26$$
 instrus


Reg-operand insth



Mem. - operand insth



Imm. operand inst



#### [NAT] GATE

### Reg-mem based architecture => =

Second operand always from Reg. for ALU operation

#Q. In a simplified computer the instructions are:

OP R <sub>i</sub> , R <sub>i</sub>	- Performs R <sub>i</sub> Op R <sub>i</sub> and stores the result in R <sub>i</sub>	ئة
OP m, R <sub>i</sub>	- Performs val Op R <sub>i</sub> and stores the result in R <sub>i</sub>	)
MOV m, R <sub>i</sub>	- Moves the content of memory location m to register R <sub>i</sub>	
MOV R., m	- Moves the content of register R, to memory location m	

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block:

$$R1(t1) = a + b$$
  
=  $c + d$   
=  $e - t2$   
 $R1(t1) = a + b$   
=  $e - t2$   
 $R1(t4) = t1 - t3$ 

#### NAT

MOV R2, mem.



#Q. Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

Ans=3

Mov b, R1 R1 
$$\leftarrow$$
 b

ADD a, R1 R1  $\leftarrow$  a+ R1

Mov d, R2 R2  $\leftarrow$  d

ADD C, R2 R2  $\leftarrow$  C+ R2

SUB e, R2 R2  $\leftarrow$  C-R2

SUB R1, R2 R2  $\leftarrow$  R1  $\leftarrow$  R2

Mov R2, mem.  $\leftarrow$  R2

#### [NAT]



#Q. In a simplified computer the instructions are:

OP R <sub>i</sub> , R <sub>i</sub>	- Performs R <sub>i</sub> Op R <sub>j</sub> and stores the result in R <sub>i</sub>
OP R <sub>i</sub> , m	- Performs $\boldsymbol{R}_i$ Op val $$ and stores the result in $\boldsymbol{R}_i$ $$ val denotes the content of memory location $\boldsymbol{m}$
MOV m, R <sub>i</sub>	- Moves the content of memory location m to register R <sub>i</sub>
MOV R <sub>i</sub> , m	- Moves the content of register R <sub>i</sub> to memory location m

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block:

R1 
$$t1 = a + b$$
  
R2  $t2 = c + d$   
 $t3 = e - t2$   
 $t4 = t1 - t3$ 

#### [NAT]



#Q. Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

Mov a, R1	R1 Ca
ADD RI, b	$R1 \leftarrow R1 + b$
mov C, R2	R2← C
ADD R2,d	R2←R2+0
MOV R2, X	x CR2
Mov e, R2	R2 ← C
	R2←R2-×
SUB R2, 5C	RICRI - RZ
5UB RI, RZ	







If sufficient number of registers are not available in CPU then a Register value is copied to memory for temporery basis, le carry out program execution.



#Q. Consider a register-memory architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the destination for operation too.

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

Assume X, Y, Z and M are memory operands



#Q. Consider a register-based architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the destination for operation too.

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

Assume X, Y, Z and M are memory operands



#### 2 mins Summary



Topic

Instructions

Topic

Variable Length Instructions

Topic

**Register Spill** 





## Happy Learning

THANK - YOU