



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Cache Organization

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Associative Memory

Topic

Locality of Reference

Topic

Cache Memory

Topics to be Covered



Topic

Cache Memory

Topic


Average Memory Access Time

Topic

Cache Write



Topic : Cache Memory





Topic : Working of Cache Memory



1. Cache Hit
2. Cache Miss
3. Hit Ratio



Topic : Average Memory Access Time



$$\text{Avg. mem. access time} = H * \text{Time needed to access mem. when hit} + (1-H) * \text{Time needed to access memory when miss}$$

ex:-
 \Rightarrow 100 times mem. reference $\begin{cases} \rightarrow 80 \text{ times hit} \\ \rightarrow 20 \text{ times miss} \end{cases}$

\Rightarrow for every hit, mem. access time = 10 ns

\Rightarrow for $-||-$ miss, $-----||$ $-----$ = 100 ns

Total time, for all hit = $80 * 10 = 800 \text{ nsec}$

$-----||-----||-----$ miss = $20 * 100 = 2000 \text{ nsec}$

Total = 2800 nsec

avg for 1 mem. access = $\frac{2800 \text{ nsec}}{100} = 28 \text{ nsec}$

$$\text{hit ratio} = \frac{80}{100} = 0.8$$

$$\text{miss ratio} = \frac{20}{100} = 0.2$$

$$\begin{aligned}\text{Avg. mem. access time} &= 0.8 * 10 + 0.2 * 100 \\ &= 8 + 20 \\ &= 28 \text{ nsec}\end{aligned}$$

$$\frac{80 * 10 + 20 * 100}{100}$$

$$= \frac{80 * 10}{100} + \frac{20 * 100}{100}$$

$$= 0.8 * 10 + 0.2 * 100$$



Topic : Types of Cache Accesses

Simultaneous Access: (Parallel access)

Request for cache and main-memory are generated simultaneously



$$\text{Avg. mem. access time} = H * t_{cm} + (1-H) t_{mm}$$

(T_{avg})

②

t_{cm} = cache mem. access time
 t_{mm} = main —|| —



Topic : Types of Cache Accesses

Hierarchical Access: (Serial access)

Only cache is accessed first



$$T_{avg} = H * t_{cm} + (1 - H) (t_{cm} + t_{mm})$$

③


$$H * t_{cm} + (1-H) (t_{cm} + t_{mm})$$

$$= \cancel{H * t_{cm}} + t_{cm} - \cancel{H t_{cm}} + (1-H) t_{mm}$$

$$T_{avg} = t_{cm} + (1-H) t_{mm}$$



Topic : When to Use Which Formula



Simultaneous :- Cache searching time is zero (negligible)

cache look-up time — || —

Ans = 95

#Q. Assume that for a certain processor, a read request takes 200 nanoseconds on a cache miss and 25 nanoseconds on a cache hit. Suppose while running a program, it was observed that 60% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is_____?

General formula:-

$$\begin{aligned} T_{avg} &= 0.6 * 25 \text{ ns} + 0.4 * 200 \\ &= 15 + 80 \\ &= 95 \text{ nsec} \end{aligned}$$

#Q. In a two-level hierarchy, if the top level has an access time of 8 ns and the bottom level has an access time of 60 ns, what is the hit rate on the top level required to give an average access time of 10ns?

$$t_{cm} = 8 \text{ ns}$$

$$t_{mm} = 60 \text{ ns}$$

$$t_{avg} = 10 \text{ ns}$$

$$H = ?$$

Hierarchical access:-

$$10 = 8 + (1-H) 60$$

$$H = 0.96 \text{ or } 96\%$$

#Q. In previous question if hit rate of the top-level memory is 100%, then the access time of bottom level memory will be 60 ns?

↓
main mem.

$$T_{avg} = 1 * 8 + 0 * (8 + 60) = 8 = t_{cm}$$

$$T_{avg \min} = T_{cm}$$

Ques) Top mem. access time = 12 ns
Bottom ——— = 200 ns

$$T_{avg} = 10 \text{ nsec}$$

$$H = 2$$

hierarchical access

→ invalid questⁿ
because

$$t_{avg} < t_{cm}$$

#Q. A computer system contains a cache. Uncached memory access takes 7 times longer than access to cache. If cache has a hit ratio 0.9. The ratio of cached memory access time to uncached memory access time is?

cache mem. \Rightarrow The cache

cached mem. \Rightarrow mem. system with cache \Rightarrow cache & main memory

Uncached mem. \Rightarrow mem. system without cache \Rightarrow only main mem.

$$t_{cm} = x$$

$$t_{mm} = 7x$$

$$= \frac{\text{cached mem. access time}}{\text{uncached mem. access time}}$$

$$= \frac{t_{avg}}{t_{mm}}$$

$$= \frac{0.9 * x + 0.1 * 7x}{7x}$$

$$= \frac{1.6}{7} \approx \underline{\underline{0.23}} \text{ Ans.}$$

ques) $t_{cm} = 15 \text{ ns}$

$$t_{mm} = 200 \text{ ns}$$

$$H = 90\%$$

Hierarchical access

1 Mem. access time without cache = 200 nsec

_____ // _____ with cache = $15 + 0.1 * 200 = 35 \text{ nsec}$

performance gain (speed up) by using cache = $\frac{200 \text{ ns}}{35 \text{ ns}} \approx 5.7$



Topic : T_{avg} When Locality of Reference is Used

replace t_{mm} by block transfer time from m to c .

$\rightarrow t_{bt}$

Sim. access:-

$$t_{avg} = H * t_{cm} + (1-H) t_{bt}$$

Hier. access:-

$$\begin{aligned} t_{avg} &= H * t_{cm} + (1-H) (t_{cm} + t_{bt}) \\ &\text{or} \\ &= t_{cm} + (1-H) t_{bt} \end{aligned}$$

#Q. In a two-level hierarchy, the top level has an access time of 10 ns and hit rate of 90%. If the block transfer from main memory to cache takes 500ns in case of miss then average memory access time is ____?

$$t_{avg} = 0.9 * 10 + 0.1 * (10 + 500) = 9 + 51 = 60 \text{ ns}$$

$$\begin{aligned} & \text{or} \\ & = 10 + 0.1(500) \\ & = 60 \text{ ns} \end{aligned}$$

#Q. From mem to cache 1 byte transfer time = 50 ns

block size = 16 bytes

$t_{bt} = ?$

$$t_{bt} = 16 * 50 \text{ ns} = 800 \text{ ns}$$

#2. From mm to cache 1 byte transfer time = 50ns

block size = 8 words = $8 * 4$ bytes = 32 bytes

1 word = 4 bytes

$$t_{bt} = 32 * 50$$
$$= 1600 \text{ ns}$$

#Q. From mm to cache, 1 word transfer time = 100 ns

$$\text{block size} = 128 \text{ bytes} = \frac{128 \text{ B}}{4 \text{ B}} = 32 \text{ words}$$

$$1 \text{ word} = 4 \text{ bytes}$$

$$t_{bt} = 32 * 100 = 3200 \text{ ns}$$

#Q.) block size = 16 bytes

first byte transfer from mm to cache = 10 nsec

remaining each byte ———— = 2 nsec

$$\begin{aligned} t_{bt} &= 10 \text{ nsec} + (15 * 2) \text{ ns} \\ &= 40 \text{ ns} \end{aligned}$$

#Q. A ~~direct mapped~~ cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is _____? → 8 bytes

$$\text{block size} = 256 \text{ B} = \frac{256 \text{ B}}{8 \text{ B}} = 32 \text{ words}$$

$$t_{cm} = 3 \text{ ns}$$

$$H = 94\%$$

$$\begin{aligned} t_{bt} &= 20 \text{ ns} + (31 * 5) \\ &= 175 \text{ nsec} \end{aligned}$$

$$\begin{aligned} \text{tang sim} &= 0.94 * 3 + 0.06 * 175 \text{ ns} \\ &= 13.3 \end{aligned}$$

$$\begin{aligned} \text{tang hier.} &= 3 + 0.06 * 175 \\ &= 13.5 \end{aligned}$$



2 mins Summary



Topic

Cache Memory

Topic

Average Memory Access Time

Topic

Cache Write



Happy Learning

THANK - YOU