# CS & IT

## ENGINERING

Computer Organization

Architecture

**Pipeline Processing** 

**Discussion Notes** 



### [MCQ]



AMX[A]

#Q. Consider the given set of instructions, which are having instruction format as follows:

Opcode, Destination operand, Source1, Source2

- 1. ADD R2, R1, R0  $R2 \leftarrow R1 + R0$   $T_1$
- 2. MUL R4, R3, R2  $\bigcirc$  R4  $\leftarrow$  R3 \* R2  $\boxed{1}$
- 3. SUB R6, R5, R4  $\rightarrow$  R6  $\leftarrow$  R5  $\rightarrow$  R4  $\rightarrow$
- 4. ADD R6, R7, R8  $\longrightarrow$  R6  $\leftarrow$  R1 + R8  $\searrow$
- 6. SUB R9, R3, R4  $R9 \leftarrow R3 R4$

4, 2, 2

- **B** 5, 2, 2
- 4, 1, 2
- 5, 1, 2

The number of RAW, WAW and WAR dependencies are respectively?

4 2 3



RAW [
$$I_{1-I_{2}}(R^{2}) I_{1-I_{5}} + 2$$
 $I_{1-I_{3}}(R^{4}) I_{5-I_{6}} + 2$ 
 $WAW I_{2-I_{5}}(R^{4})$ 
 $I_{3-I_{4}}(R^{6})$ 
 $WAR-(2)$ 

#### [NAT]



#Q. Consider the given set of instructions, which are having instruction format as follows:

Opcode, Destination operand, Source1, Source2

SUB R1, R3, R4

1. ADD R2, R1, R0 R2 
$$\leftarrow$$
 R1 + R0 I  $=$  I2 (R2)  
2. MUL R4, R3, R2 R4  $\leftarrow$  R3 \* R2 I2  $=$  I3 (R4)  
3. SUB R6, R5, R4 R6  $\leftarrow$  R5  $\leftarrow$  R4  
4. ADD R6, R7, R8 R6  $\leftarrow$  R7 + R8  
5. MUL R7, R1, R2 R7  $\leftarrow$  R1 \* R2

 $R1 \leftarrow R3 - R4$ 

The given instructions are executed in a 5 segment instruction pipeline which has segments as: Instruction Fetch, Instruction Decode, Operand Fetch, Execution and Write Back.

5 Pw

The speed up is calculated as follows:

lo+ 2x2=14hout operand forwarding 14

Speed up = Number of cycles needed without operand forwarding

Number of cycles needed with operand forwarding

= 10 cycles.

Speed of the pipeline (correct up to 1 decimal place) for execution of above instructions is \_\_\_\_\_\_?

IF, ID, OF, EX, WB IZ RE 
$$\leftarrow (R_2) + R_1$$

How stall cycle = 5-3 = 2 stall cycles



#Q. The instruction pipeline of a RISC processor has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB), The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 200 instructions. In the PO stage, 40 instructions take 4 clock cycles each, 65 instructions take 2 clock cycles each, and the remaining instructions take 1 clock cycle each. Assume that there are 20 instructions which cause 2 stalls each due to data hazards and there are no control hazards in program.

The number of clock cycles required for completion of execution of the sequence of instruction is  $\frac{429}{2}$ ?







#Q. Consider a 5-stage instruction pipeline, where the stages take delays of 6 nanoseconds, 5 nanoseconds, 8 nanoseconds, 6 nanoseconds and 7 nanoseconds respectively. When an application is executing on this 5-stage pipeline, consider 20% of the instructions incur 3 pipeline stall cycles. The speed up (correct up to 2 decimal places) of the pipeline as compared to its corresponding non-pipeline system is 2.50.

$$S = \frac{32}{12.8} = 2.50$$
 Execution time in Non-Pipeline =  $6+5+8+6+7$   
 $= 32 \text{ n Sec.}$   
 $= 1.6 \times 8$   $= 12.8$ 



#Q. Consider a non-pipelined processor operating at 10 GHz. It takes 4 clock cycles to complete an instruction. The same processor is upgraded to pipelined processor with 5 stages but clock rate is reduced to 8GHz. A program is executed on these processors which has 8% load/store instructions, 12% branch instructions and remaining ALU instructions. The memory access instructions cause 1 clock cycles each if there is no any cache miss but cause 40 cycles with cache miss. The 40% of all branch instructions cause 2 stalls each. There is no any stall associated with ALU instructions. Assume that cache has 94% hit. The speed up (round of up to 2 decimal place) achieved by pipeline over the non-pipeline processor for this program is  $\frac{235}{5}$ ?

 $5 = \frac{0.4}{0.1704} = 2.347 = 3(2.35)$ 



cycle time in non pipoline = 1 = 0.1 nsec

Execution time for an Inx" In NP = 0.1 x 4 = 0.4 n &c = 0.125 mg

8% Loud/Store Into

0.08 (0.94×1+0.06×40) Excotime in Pipeline


0.08 (0.94+2.4) = 1.3632 x 0.125

= 0.3672 =0.170g

> (PI= 1+ 0.2672+ 0.096 = 1.3632

bood 40.7. 12% brunch = 0.12x0.4x2 Stalk oste

= 0.096







Which of the following statements is/are false regarding pipelining? PM&CB3



- (K+n-1)8 = (5+1-1)8 = 5×8=(40n& For single input non-pipeline can perform better than equivalent pipeline system
- Pipeline can be fruitful when multiple different processing is applied over multiple inputs
- Pipeline with single segment cannot provide parallel processing
- Non-pipeline system does not require intermediate registers/buffer for synchronization



BARECT

#Q. Consider a 6 segment pipeline in which all segments take 1 cycle for each instructions except the execution phase. Execution phase takes 3 cycle for multiply instruction, 6 cycles for division instruction and 1 cycle for addition and 1 cycle subtraction instruction. Suppose a code segment is executed on this pipeline in which total 8 instructions are executed and total 29 cycles needed for execution. Which of the following option(s) is/are correct regarding number of instructions of each type?

	_	
	Δ	1
	_	
L		_

ADD	SUB	MUL	DIV
2	2	2	2



ADD	SUB	MUL	DIV
1	1	3	3



ADD	SUB	MUL	DIV
1	2	3	2



ADD	SUB	MUL	DIV
2	1	2	3



$$K=6$$
  $N=8$  =  $K+n-1=(6+8-1)=13$ 

# 
$$\frac{1}{2}$$
 stallx Gales due to MUL =  $3-1=2$  stall cycles.  
 $\frac{1}{2}$   $\frac{1$ 

(A) total stalls = 2x2+2x5=14+13 = 27 colon.

(B) " " = 
$$3x2+3x5=6+15=21+13=34$$
 (50%.

" " =  $3x2+2x5=16+13=29$  (ylen
" " =  $2x2+3x5=19+13=32$  (ylen.



### THANK - YOU