

CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 04

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Multiple Type Instructions Support ✓

Topic

Variable length Instructions ✓

Topic

Register Spill ✓

Topic

Instruction Generation for CPU

Topics to be Covered



Topic

Effective Address

Topic

Branch Instruction

Topic

Instruction Cycle

Topic

Fetch Cycle & Execution Cycle

Topic

Addressing Modes

Ans = 2

#Q. Consider a register-memory architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the destination for operation too.

t1 = X + Y

$R1 \leftarrow X$

t2 = t1 - Z

$R1 \leftarrow R1 + Y$

t3 = t1 + t2

$R2 \leftarrow R1$

t4 = M + t3

$R1 \leftarrow R1 - Z$

$R2 \leftarrow R2 + R1$

$R1 \leftarrow M$

$R1 \leftarrow R1 + R2$

Assume X, Y, Z and M are memory operands

Ans = 3

#Q. Consider a register-based architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the ~~R2~~ destination for operation too.

~~R2~~ $t_1 = X + Y$

$R_1 \leftarrow X$

$R_3 \leftarrow Z$

$R_1 t_2 = t_1 - Z$

$R_2 \leftarrow Y$

$R_1 \leftarrow R_1 - R_3$

$R_2 t_3 = t_1 + t_2$

$R_1 \leftarrow R_1 + R_2$

$R_2 \leftarrow R_2 + R_1$

$R_1 t_4 = M + t_3$

$R_2 \leftarrow R_1$

$R_1 \leftarrow M$

Assume X, Y, Z and M are memory operands

$R_1 \leftarrow R_1 + R_2$



Topic : Effective Address

($\in A.$)



- Address of operand in a computation-type instruction or
- The target address in a branch-type instruction.

conditⁿ

True

Branch taken

Next instⁿ executed \Rightarrow Target instⁿ [where the Branch instⁿ I2 will take branch]
assume I7 is target of I2.


PC value will be updated by value 506

Effective address for
branch instⁿ I2 \Rightarrow 506




Topic : Instruction Cycle

steps to execute an instⁿ.



CPU

Mem.



Instⁿ cycle for branch type instⁿ :-

1. Instⁿ fetch \Rightarrow Read instⁿ from mem. & bring it to IR.
PC incremented
2. Instⁿ decode \Rightarrow Decodes Op code part & try to understand operatⁿ.
3. E.A. Calculation :- CPU calculates target address
4. operand fetch :- Not needed for branch instⁿ

5. Execution :- condition check & PC updation by target add. if needed

6. write back result :- Not needed for branch instⁿ



Topic : Fetch Cycle & Execution Cycle



only instⁿ fetch

from decode
to
write back result



Topic : Computation vs Branch Type Instruction



Topic : Why Addressing Modes

ex:- 1-add. instⁿ



10101

copy to AC

11


value 3

or

Register 3

or

Mem. add. 3



$AC \leftarrow \#3$

or

$AC \leftarrow R3$

$AC \leftarrow M[3]$

ex:- mode

00

01


10



Topic : Addressing Modes

- It specifies how and from where the operands are obtained for an instruction using address field.

2-add. inst^{ns}





Topic : Implied Mode

The opcode definition itself defines the operand

Opcode	Mode	Address
--------	------	---------



Topic : Immediate Mode

The address field of instruction specifies the operand value

Opcode	Mode	Address
--------	------	---------



Topic : Direct Mode

The address field of instruction specifies the effective address

Opcode	Mode	Address
--------	------	---------



Memory



Topic : Indirect Mode

The address field of instruction specifies the effective address

Opcode	Mode	Address
--------	------	---------

Eff. Add.
Operand

Memory



Topic : Register Mode

The address field of instruction specifies a register which holds operand

Opcode	Mode	Address
---------------	-------------	----------------



Register



Topic : Register Indirect Mode

The address field of instruction specifies a register which holds operand

Opcode	Mode	Address
--------	------	---------



Register



Memory



Topic : Autoincrement/Autodecrement Mode

Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.

Opcode	Mode	Address
--------	------	---------



Register

Operand1
Operand2

Memory



Topic : Indexed Mode

Address part of instruction (base address) is added to index register value to get the effective address

Opcode	Mode	Address
--------	------	---------

Index Register

Operand

Memory




Topic : PC-Relative Mode

Address part of instruction (offset) is added to PC register value to get the effective address

Opcode	Mode	Address
--------	------	---------



PC



Memory



Topic : Base Register Mode

Address part of instruction (offset) is added to Base register value to get the effective address

Opcode	Mode	Address
--------	------	---------



Base Register



Memory



Topic : Example

200	Memory	
201	<i>Opcode</i>	Mode
202	Address = 500	
	Next Instruction	
399	450	
400	700	
500	800	
600	900	
702	-----	
800	300	

PC = 200

R500 = 400

XR = 100

AC

Mode	Effective Address	Operand
1. Immediate Mode		
2. Direct Mode		
3. Indirect Mode		
4. Register Mode		
5. Register Indirect Mode		
6. Autodecrement Mode		
7. Indexed Mode		
8. PC- Relative Mode		



2 mins Summary



Topic

Effective Address

Topic

Branch Instruction

Topic

Instruction Cycle

Topic

Fetch Cycle & Execution Cycle

Topic

Addressing Modes



Happy Learning

THANK - YOU