



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Memory Organization

Lecture No.- 01

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

DMA

Topic

Modes of DMA



Topic

Cycle Stealing

Topics to be Covered



Topic

Memory Hierarchy

Topic

Memory Presentation

Topic

Memory Address Decoder

Topic

Main Memory



Topic : Memory Hierarchy


Memory hierarchy used when discussing performance issues.

Goal of Memory Hierarchy:

- 1. To maximize the Access Speed
- 2. To minimize the Per Bit Storage Cost



Topic : Memory Hierarchy






Topic : Memory Presentation

memory is represented by :-

= no. of cells \times 1 cell capacity

= no. of memory location \times bits per location





Topic : Memory Presentation

$$\text{mem. capacity} \Rightarrow 256 \text{ GB} = 2^8 \cdot 2^{30} \text{ bytes} = 2^{38} \times 1 \text{ B}$$

$$\text{add. size} = \underline{38} \text{ bits}$$

$$\text{add.} = \log_2 2^{38} = 38$$

#Q. Memory is represented as?

- A** $A \times B$ where A = No. of memory locations, B = No. of bits in each location
- B** $2^a \times B$ where a = No. of address bits, B = No. of bits in each location
- C** $B \times A$ where, B = No. of bits in each location, A = No. of memory locations
- D** ✓ (A) & (B) both

#Q. A memory has 14-bits address bus. Then ^{max.} how many memory locations are there?

$$\text{no. of locations} = 2^{14} = 16k = 16384$$

A

16K

B

16384

C

2^{14}

D

All

Memory cycle time :- (Mem. access time)

Time in which read or write operation is performed on one address of memory.

#Q. The memory cycle time of a memory is 200nsec. The maximum rate with which the memory can be accessed?

Note: Consider memory as byte addressable.

- A** 500 Bytes / Sec
- B** 2000 Bytes / Sec
- C** ✓ 5 Mbytes / Sec
- D** 5 GBytes / Sec

In 200 ns, data accessed = 1B

In 1 ns, $\frac{1B}{200 \text{ ns}}$

In 1 sec, $\frac{1B}{200 * 10^{-9} \text{ sec}}$

$= \frac{10^9 B}{200 \text{ sec}}$

$= 5 \text{ MB/sec}$

Ques) If mem. access time = 50 nsec (mem. byte addressable)

$$\text{access rate} = \frac{20}{1} \text{ MBP/Sec}$$

Solⁿ

In 50 nsec, data accessed = 1B

$$\begin{aligned} 1 \text{ sec, } \frac{1}{50 \times 10^{-9}} &= \frac{1 \text{ B}}{50 \times 10^{-9} \text{ Sec}} \\ &= 20 \text{ MBPS} \end{aligned}$$

[NAT]

GATE-PYQ

Ans = 31



#Q. A processor can support a maximum memory of 4 GB, where the memory is word addressable (a word consists of two bytes). The size of the address bus of the processor is at least ____ bits?

$$\underline{\underline{2G \times 2 \text{ bytes}}}$$

\Downarrow

31

2

\Downarrow


$$\text{add.} = \log_2 2^{31} = 31 \text{ bits}$$

$$\text{no. of words (cells)} = \frac{4 \text{ GB}}{2 \text{ B}} = 2G$$



Topic : Memory Address Decoder

ex:- 8×16 bits memory



exi-
mem:- 128×8 bits

add. size = 7 bits

mem. add. decoder = 7×128

exi
mem:- $64M \times 16$ bits
no. of cells = $2^{26} \Rightarrow$ add. = 26 bits

mem. add. decoder = 26×2^{26}
or
 $= 26 \times 64M$

#Q. Consider a memory of size $2K \times 8$ -bits. What is the size of decoder needed to access the cells of the memory uniquely?

$$\text{no. of cells} = 2k = 2^{11} \Rightarrow \text{add. size} = 11 \text{ bits}$$

$$\text{decoder} = 11 \times 2^{11} \text{ or } 11 \times 2k$$

#Q. If there are m input lines n output lines for a decoder that is used to uniquely address a byte addressable 1 KB RAM, then the minimum value of $m + n$ is _____?



$$\begin{array}{c} \downarrow \\ \underline{1k} \times 1B \\ \Downarrow \end{array}$$

$$\text{cells} = 1k = 2^{10} \Rightarrow \text{add.} = 10 \text{ bits}$$

$$\text{decoder size} = 10 \times 2^{10}$$

$$m = 10$$

$$n = 1024$$

$$m + n = 10 + 1024 = \underline{\underline{1034}}$$

Ans.



Topic : Main Memory

Used to store current running program (instructions) and their data.

Types:-

1. RAM (Random Access memory) \Rightarrow Volatile
2. ROM (Read only memory) \Rightarrow Non-volatile



Topic : ROM



1. P.O.S.T. (Power on self Test)
2. Booting
 - ↳ bootstrap loader
 - ↳ responsible for booting



Topic : RAM



used to store OS, ^{running} user programs and other running programs & their data.



Topic : Types of RAM

Static (S-RAM)

1. Made up of flip-flops
2. No any recharge needed
3. Faster read/write
4. Costlier
5. Used for cache implementation
6. Less idle power consumption
7. More operational power consumption

Dynamic (D-RAM)

1. Made up of capacitors
2. Periodic recharge/refresh is needed.
3. slower read/write
4. Less costlier
5. Used mainly for main memory chips
6. More idle power consumption
7. Less operational power consumption

#Q. Consider 2 4-bits unsigned values A and B . What will be the maximum size of result for:

1. Addition of A and $B \Rightarrow 5\text{-bits}$
2. Multiplication of A and $B \Rightarrow 8\text{-bits}$

max
value

$$A = (1111)_2 \downarrow = (15)_{10}$$

$$B = (1111)_2 \downarrow = (15)_{10}$$



$$A + B \Rightarrow (30)_{10} \Rightarrow 5\text{-bits needed}$$

$$A * B \Rightarrow (225)_{10} \Rightarrow 8\text{-bits needed}$$

#Q. The amount of ROM needed to store the table for multiplication of two 4-bit unsigned integer is?

↓
store result of multiplication of each possible value of each int.

- A** 64 bits
- B** 128 bits
- C** 1K bits
- D** ✓ 2K bits



no. of results

$$16 * 16 = 256 = 2^8$$

each result = 8 bits

mem. size = $2^8 * 8 \text{ bits}$
 $= 2^{11} \text{ bits} = 2 \text{ k bits}$

A	B	Multiplication table size	Addition table size
4-bits	4-bits	$2^8 \times 8$ bits	$2^8 \times 5$ bits
n-bits	n-bits	$2^n \times 2n$ bits	$2^{2n} \times (n+1)$ bits



2 mins Summary



Topic

Memory Hierarchy

Topic

Memory Presentation

Topic

Memory Address Decoder

Topic

Main Memory



Happy Learning

THANK - YOU