CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Memory Organization



Lecture No.- 02

Recap of Previous Lecture







Topics to be Covered









Topic RAM Chip


Topic ROM Chip

Topic

Multiple Chips in Single Memory System

Topic DRAM Refresh





chip select	Read	write	operation
	X	X	No operation
1	0	1	curite
1	0	0	No operation
1	1	X	Read



Topic: ROM Chip



chip select	→
add.	256×8 6Hs
8-lines	Rom
Data, 8-lines	

C·S.	operation
0	No operation
1	Read





Topic : Chip Select




93 must be always 1 to select chip.

$$\frac{1}{1}$$
 $\frac{1}{0}$ $\frac{1}$






<u>ex:</u>/



CATE-2019 PYQ



#Q. The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by A_{15} to A_0 . What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?



C800 to CFFF

B CA00 to CAFF

C800 to C8FF

D

DA00 to DFFF

915 914 913 912 911 910 99--- 90 1 6 0 1 0 0 ····· 0 0 C



Topic: Multiple Chips in Single Memory System



[NAT]



#Q. How many 64 bytes RAM chips are needed to provide a memory capacity of 1Kbytes?

[NAT]



#Q. Total memory capacity is <u>\$</u>__ Mbytes, if we use 16 chips of size 512Kbytes each?

$$= 16 * 512 k bytes$$

$$= 24 * 29 * 210 bytes$$

$$= 23 bytes$$

$$= 8 mbytes$$



Topic: Multiple Chips in Single Memory System




ex:-

$$16 \times 8 \text{ bits} \Rightarrow 4-\text{bits}$$

 $16 \times 8 -\text{bits} \Rightarrow 4-\text{bits}$
 $32 \times 8 \text{ bits} \Rightarrow 5-\text{bits}$

5-6its 92 91 90 α_{u} > add. chip 0 1×2 decoder output output 1 >add. Chip 1 verlical arrangement of chips ex:- 4 chips of size 64x8 bits => 64 bytes Total capacity = 4 * 64B







- (a) How many 128×8 bits RAM chips are needed to provide a memory #Q. capacity of 2048 bytes? $\Rightarrow 16$
 - (b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips? // , 7
 - (c) How many lines must be decoded for chip select? Specify the size of decoder? 4, 4×16

(a) no. of chips =
$$\frac{2048 \text{ bytes}}{128 \times 8 \text{ bits}} = \frac{21}{2^{7}} = 2^{4} = 16$$


(b) mem. = 2048 bytes = 2" bytes =) add. = || bits | Gommon => 7 bits for
$$128\times8$$
 bits chips

[NAT]



#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity

of 128 ×16 bits?



Horizontal arrangement





Horizontal arrangement => when date per address required more

=) when no of address reguired more vertical —11 —

[NAT]




#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity

$$= \frac{2}{256 \times 16}$$


$$= \frac{256 \times 16}{128 \times 8}$$

$$= 4 \text{ chips}$$



Hybrid avrangement







#Q. How many 32K × 1 RAM chips are needed to provide a memory capacity of

256K bytes?

default storage unit => bits #a. Consider a 4 bytes wide mem. with capacity = 8GB.

Mem. add. (ength = 31 bits?

soin on each add expected data = 4 bytes

no of addresses needed = $\frac{89B}{4B}$ = $26 \Rightarrow 2^{31}$ =) add = 31 bits

Expected memory = 2Gx4 bytes

Consider a 32-bits wide memory with total capacity of 16GB, is built using 256MX8 bits RAM chips.


How many thips are needed and how the chips are arrangel?

 $\frac{501}{100}$ word 5ize = 3zbits = 4B 16.00 addresses = $\frac{166B}{4B} = 46$ expected mem. = 46×32 bits $\frac{501}{100}$

no. of chips = 46 x 32 bits 258 M x 8 bits = 1238 x 324 228 × 8 $=2^{4}x^{4}$ = 64 chips

Ans:no. of chips = 64


arrangement => 16 × 4






Topic: DRAM Refresh





assume



16 nows of cells with 8 cells in each now In one time, one now of cells can be refreshed.

1 chip refresh time = no. of rows of cells * 1 refresh time

n chips (of a memory system)

refresh time = 1 chip refresh time

ares) Assume a mem. system which is built using 16 chips
of size 128k × 16 bits each chip has 512 rows of cells.

one refresh operation takes 2 nsec, then entire

mem. system refresh time = 8

1 chip refresh time = 5/2 * 2nsec = 1024 nsec = 1 Usec



#Q. A main memory unit with a capacity of 4 megabytes is built using 1M × 1– bit DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is?

A

100 nanoseconds

В

 100×2^{10} nanoseconds

C

100 × 220 nanoseconds

D

3200 × 220 nanoseconds

1 chip refresh time = 1k * 100 nsec (n chip)

no of chip = ? chips arrangement = ?

from prev. Questⁿ



2 mins Summary



Topic RAM Chip

Topic ROM Chip

Topic Multiple Chips in Single Memory System

Topic DRAM Refresh





Happy Learning

THANK - YOU