



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Memory Organization

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Memory Hierarchy ✓

Topic

Memory Presentation

Topic

Memory Address Decoder

Topic

Main Memory

Topics to be Covered



Topic

RAM Chip

Topic

ROM Chip

Topic

Multiple Chips in Single Memory System


Topic

DRAM Refresh



Topic : RAM Chip


chip select



chip select	Read	write	operation
0	X	X	No operation
1	0	1	write
1	0	0	No operation
1	1	X	Read



Topic : ROM Chip




C.S.	operation
0	No operation
1	Read



Topic : Chip Select

ex:-

4-line address



a_3 a_2 a_1 a_0

addresses \Rightarrow

a_3 must be always 1 to select chip.


a_3	a_2	a_1	a_0
1	0	0	0
1	0	0	1
1	0	1	0
		:	
1	1	1	1

Range

$(8)_{10}$

$(15)_{10}$

ex:-




add. \Rightarrow 0 1 0 0

...

1 1 1 1


a_3 a_2 a_1 a_0



1 1 0 0 0
...
1 1 1 1


} add. range

ex:-



add. range:- $101\ 000$
:
 $101\ 111$

#Q. The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by A_{15} to A_0 . What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?



- | | |
|-------------------------|-----------------------|
| A ✓ C800 to CFFF | B CA00 to CAFF |
| C C800 to C8FF | D DA00 to DFFF |

$a_{15} \ a_{14} \ a_{13} \ a_{12} \ a_{11} \ a_{10} \ a_9 \ \dots \ a_0$

1 1 0 0

C

1 0 0 \dots \ 0

8

0

0

⋮

1 1 0 0

C

1 1 1 \dots \ 1

F

F

F



Topic : Multiple Chips in Single Memory System

$$\text{Total capacity} = \text{no. of chips} * 1 \text{ chip capacity}$$

#Q. How many 64 bytes RAM chips are needed to provide a memory capacity of 1Kbytes?

$$= \frac{1 \text{ k bytes}}{64 \text{ bytes}}$$

$$= \frac{2^{10}}{2^6}$$

$$= 2^4$$

$$= \underline{\underline{16}} \text{ Ans.}$$

#Q. Total memory capacity is 8 Mbytes, if we use 16 chips of size 512Kbytes each?

$$\begin{aligned} &= 16 * 512 \text{ kbytes} \\ &= 2^4 * 2^9 * 2^{10} \text{ bytes} \\ &= 2^{23} \text{ bytes} \\ &= 8 \text{ Mbytes} \end{aligned}$$



Topic : Multiple Chips in Single Memory System

ex:-

add.

$16 \times 8 \text{ bits} \Rightarrow 4\text{-bits}$


$16 \times 8 \text{ -bits} \Rightarrow 4\text{-bits}$

$32 \times 8 \text{ bits} \Rightarrow 5\text{-bits}$

CPU generates 5-bits add.


$(0)_{10}$	0	0	0	0	0
\vdots					
$(15)_{10}$	0	1	1	1	1
$(16)_{10}$	1	0	0	0	0
\vdots					
$(31)_{10}$	1	1	1	1	1

5-bits



vertical arrangement
of chips

ex:- 4 chips of size 64×8 bits \Rightarrow 64 bytes | Total capacity = $4 * 64B$
 $= 256B$



- #Q. (a) How many 128×8 bits RAM chips are needed to provide a memory capacity of 2048 bytes? $\Rightarrow 16$
- (b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips? $11, 7$
- (c) How many lines must be decoded for chip select? Specify the size of decoder? $4, 4 \times 16$


$$(a) \text{ no. of chips} = \frac{2048 \text{ bytes}}{128 \times 8 \text{ bits}} = \frac{2^{11}}{2^7} = 2^4 = 16$$

$$(b) \text{ mem.} = 2048 \text{ bytes} = 2^{11} \text{ bytes} \Rightarrow \text{add.} = 11 \text{ bits} \quad \left| \quad \begin{array}{l} \text{Common} \Rightarrow 7 \text{ bits} \\ \text{for } 128 \times 8 \text{ bits} \\ \text{chips} \end{array} \right.$$

#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity of 128×16 bits?

$$= \frac{128 \times \overset{2}{16} \text{ bits}}{128 \times 8 \text{ bits}}$$
$$= 2$$

cpu generates



Horizontal arrangement



Topic : Solution



Horizontal arrangement \Rightarrow when data per address required more
vertical ---||--- \Rightarrow when no. of address required more

#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity of ~~128~~ $\times 16$ bits?
₂₅₆

$$= \frac{2^{256} \times 16}{128 \times 8} = 4 \text{ chips}$$

for 256×16 bits \Rightarrow CPU generates add = 8 bits


for 128×8 bits \Rightarrow chip can understand
add. = 7 bits



Topic : Solution

Hybrid arrangement

cpu generates 8-bits add.



#Q. How many $32K \times 1$ RAM chips are needed to provide a memory capacity of 256K bytes?

A 8

B 32

C ✓ 64


D 128

$$= \frac{256 \text{ K bytes}}{32 \text{ K} \times 1 \text{ bits}}$$

$$= \frac{8 \cancel{256} \text{ K} \times 8 \text{ bits}}{\cancel{32} \text{ K} \times \cancel{1} \text{ bits}}$$

$$= 64$$

default storage
unit \Rightarrow bits



#Q. Consider a 4 bytes wide mem. with capacity = 8GB.
mem. add. length = $\frac{31}{}$ bits?

Solⁿ on each add. expected data = 4 bytes

$$\text{no. of addresses needed} = \frac{8GB}{4B} = 2G \Rightarrow 2^{31} \Rightarrow \text{add.} = 31 \text{ bits}$$

$$\text{Expected memory} = 2G \times 4 \text{ bytes}$$

#Q. Consider a 32-bits wide memory with total capacity of 16GB,
is built using 256M x 8 bits RAM chips.
How many chips are needed and how the chips are arranged?

Solⁿ

$$\text{word size} = 32 \text{ bits} = 4 \text{ B}$$

$$\text{no. of addresses} = \frac{16 \text{ GB}}{4 \text{ B}} = 4 \text{ G}$$

$$\text{expected mem.} = 4 \text{ G} \times 32 \text{ bits}$$

$$\text{no. of chips} = \frac{4 \text{ G} \times 32^4 \text{ bits}}{256 \text{ M} \times 8 \text{ bits}}$$

$$= \frac{2^{32} \times 32^4}{2^{28} \times 8}$$


$$= 2^4 \times 4$$

$$= 64 \text{ chips}$$

Ans:-


no. of chips = 64

arrangement $\Rightarrow 16 \times 4$






Topic : DRAM Refresh



ex:-
chip (DRAM) $\Rightarrow 128 \times 8$ -bits

assume



16 rows of cells with
8 cells in each row

In one time, one row of cells can be refreshed.

$$1 \text{ chip refresh time} = \text{no. of rows of cells} * 1 \text{ refresh time}$$

$$n \text{ chips (of a memory system)} \\ \text{refresh time} = 1 \text{ chip refresh time}$$

Ques) Assume a mem. system which is built using 16 chips of size $128k \times 16$ bits. Each chip has 512 rows of cells. One refresh operation takes 2 nsec, then entire mem. system refresh time = ?

Solⁿ

$$\begin{aligned} 1 \text{ chip refresh time} &= 512 * 2 \text{ nsec} \\ &= 1024 \text{ nsec} \approx 1 \mu\text{sec} \end{aligned}$$

#Q. A main memory unit with a capacity of 4 megabytes is built using $1\text{M} \times 1\text{-bit}$ DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is?

- A** 100 nanoseconds
- B** ✓ 100×2^{10} nanoseconds
- C** 100×2^{20} nanoseconds
- D** 3200×2^{20} nanoseconds

$$\begin{aligned} &1 \text{ chip refresh time} = 1\text{k} * 100 \text{ nsec} \\ &(\text{n chip}) \end{aligned}$$

H.W.

no. of chip = ?

chips arrangement = ?

} from prev. Questⁿ



2 mins Summary



Topic

RAM Chip

Topic

ROM Chip

Topic

Multiple Chips in Single Memory System

Topic

DRAM Refresh



Happy Learning

THANK - YOU