



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 03

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Instruction



Topics to be Covered



Topic


✓ Register Spill

Topic


✓ Variable Length Instructions

$$\text{Ans} = (64 - x) * 2^8$$

#Q. Consider a system which supports 3-address and 2-address instructions both. It has 30-bit instructions with 8-bit addresses. If there are 'x' 3-address instructions, then maximum how many 2-address instructions can be formulated?



$$\begin{aligned} \text{max} &= 2^6 = 64 \\ \text{used} &= x \\ \hline \text{unused} &= 64 - x \end{aligned}$$



$$\text{max} = (64 - x) * 2^8$$

Assume there are 512 2-add. instns in prev. questⁿ,
then max no. of 3-add. instns are ?

Solⁿ


$$(64 - x) * 2^8 = 512$$

$$\boxed{x = 62}$$


$$\text{Ans} = \underline{\underline{62}}$$

Ans = 12

#Q. Consider a system which supports 2-address and 1-address instructions both. It has 24-bit instructions with 10-bit addresses. If there are 4096 1-address instructions then maximum how many 2-address instructions can be formulated?



$$\begin{aligned} \text{max} &= 2^4 = 16 \\ \text{used} &= x \\ \hline \text{unused} &= (16 - x) \end{aligned}$$



$$(16 - x) * 2^{10} = 4096$$

$$16 - x = 4$$

$$\boxed{x = 12}$$

Reg. \Rightarrow 6-bits


#Q. Consider a system with 16-bits instructions and 64 CPU registers. The System supported 2 types of instructions: Type-A and Type-B.

Type-A instructions have an opcode, one register operand and one immediate operand of 3-bits


Type-B instructions have an opcode, and 2 register operands.

If there are 10 Type-B instructions supported by the system then maximum how many Type-A Instructions supported by the system?

$$\text{Ans} = \underline{\underline{48}}$$



$\xrightarrow{4} \quad \xrightarrow{3}$
 \downarrow
 $\text{max} = 6 * 2^3 = \underline{\underline{48}}$





$$\text{max opcodes} = 2^4 = 16$$

$$\text{used opcodes} = 10$$

$$\text{unused opcodes} = \underline{6}$$




- #Q. A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is _____?



$$\begin{aligned} \text{max opcodes} &= 2^4 = 16 \\ \text{used opcodes} &= x \\ \hline \text{unused} &= 16 - x \end{aligned}$$

Ans = 14

ex:-



$$\begin{aligned} \text{max} &= 2^6 = 64 \\ \text{used} &= 30 \\ \hline \text{unused} &= 34 \end{aligned}$$

Given,

type 1 30 inst^{ns}
type 3 28 inst^{ns}
type 2 ⇒ — ?

$$\text{max} = 6 * 2^2 = \underline{\underline{24}}$$


$$\text{Ans} = 24$$

$$\begin{aligned} \text{max} &= 34 * 2^0 = 34 \\ \text{used} &= 28 \\ \hline \text{unused} &= 6 \end{aligned}$$

#Q. A processor has 16 integer registers (R0, R1, ..., R15) and 64 floating point registers (F0, F1, ..., F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type 4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating-point register operand (1F).



The maximum value of N is _____ ?

$$\text{Ans} = \underline{\underline{32}}$$



$$\text{max} = 2^4 = 16$$



$$\frac{\text{used} = 4}{\text{unused} = 12}$$



$$\text{max} = 12 * 2^0 = 12$$

$$\text{used} = 8$$



$$\text{unused} = 4$$



$$\text{max} = 4 * 2^2 = 16$$

$$\text{used} = 14$$

$$\text{unused} = 2$$



$$\text{max} = 2 * 2^4 = 32$$

$$\underline{\underline{32}}$$

Instruction length

Fixed



opcode \Rightarrow variables

(Expanding opcode)

variable



opcode \Rightarrow fixed for all
type of
inst^{ns}

[NAT]

$$\begin{aligned} \text{Max} &= 40 \text{ bits} \\ \text{Min} &= 17 \text{ bits} \end{aligned}$$



#Q. Consider there are 3 types of instructions in system:

1. Register Operand instructions: One opcode and 2 registers
2. Memory Operand instructions: One opcode, 1 register and 1 memory address
3. Immediate Operand Instructions: One opcode, 1 register and 1 immediate operand

Number of registers = 64 \rightarrow Reg. = 6-bits

Number of bits in immediate operand = 10-bits

Memory size = 512Mbytes (byte addressable) = $2^9 \cdot 2^{20} \text{ B} = 2^{29} \text{ B} \Rightarrow \text{add.} = 29 \text{ bits}$

Total Instructions:

1. Reg Operand type: 10
2. Memory Operand type: 12
3. immediate Operand type: 4

Total no. of inst^{ns}

$$= 10 + 12 + 4 = 26 \text{ inst}^{\text{ns}}$$

\downarrow
opcode = 5-bits

Maximum and Minimum instruction length are?

Reg-operand instⁿ



5

6

6

17-bits

Mem.-operand instⁿ



5

6

29

40 bits

Imm. operand instⁿ



5

6

10

21-bits

[NAT]
GATE

Reg-mem. based architecture \Rightarrow second operand always from Reg. for ALU operation



#Q. In a simplified computer the instructions are:

OP R_i, R_j	- Performs R_i Op R_j and stores the result in R_j
OP m, R_i	- Performs val Op R_i and stores the result in R_i val denotes the content of memory location m
MOV m, R_i	- Moves the content of memory location m to register R_i
MOV R_i, m	- Moves the content of register R_i to memory location m

2-addr. instⁿ +
2nd operand is destination

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block:

R1 $t_1 = a + b$
~~R1~~ $t_2 = c + d$
~~R2~~ $t_3 = e - t_2$
R2 $t_4 = t_1 - t_3$

$(a, b, c, d, e) \Rightarrow$ operands in memory
 $t_1, t_2, t_3, t_4 \Rightarrow$ compiler temporaries

#Q. Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

Ans = 3

MOV b, R1	$R1 \leftarrow b$
ADD a, R1	$R1 \leftarrow a + R1$
MOV d, R2	$R2 \leftarrow d$
ADD c, R2	$R2 \leftarrow c + R2$
SUB e, R2	$R2 \leftarrow e - R2$
SUB R1, R2	$R2 \leftarrow R1 - R2$
MOV R2, mem.	$mem. \leftarrow R2$

#Q. In a simplified computer the instructions are:

OP R_i, R_j	- Performs $R_i \text{ Op } R_j$ and stores the result in R_i
OP R_i, m	- Performs $R_i \text{ Op val}$ and stores the result in R_i val denotes the content of memory location m
MOV m, R_i	- Moves the content of memory location m to register R_i
MOV R_i, m	- Moves the content of register R_i to memory location m

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block:

$R1 \quad t1 = a + b$
 $R2 \quad t2 = c + d$
 $t3 = e - t2$
 $t4 = t1 - t3$

#Q. Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

MOV a, R1	$R1 \leftarrow a$
ADD R1, b	$R1 \leftarrow R1 + b$
MOV c, R2	$R2 \leftarrow c$
ADD R2, d	$R2 \leftarrow R2 + d$
MOV R2, x	$x \leftarrow R2$
MOV e, R2	$R2 \leftarrow e$
SUB R2, x	$R2 \leftarrow R2 - x$
SUB R1, R2	$R1 \leftarrow R1 - R2$

MOV R1, mem mem \leftarrow R1

Ans = 5



Topic : Register Spill



If sufficient number of registers are not available in CPU then a register value is copied to memory for temporary basis, to carry out program execution.

Homework

#Q. Consider a register-memory architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the destination for operation too.

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

Assume X, Y, Z and M are memory operands

Homework

#Q. Consider a register-based architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the destination for operation too.

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

Assume X, Y, Z and M are memory operands



2 mins Summary



Topic

Instructions

Topic

Variable Length Instructions

Topic

Register Spill



Happy Learning

THANK - YOU