CS & IT ENGINEERING


COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes



Lecture No.- 04

Recap of Previous Lecture







Topics to be Covered









Topic

Effective Address

Topic

Branch Instruction

Topic

Instruction Cycle

Topic

Fetch Cycle & Execution Cycle

Topic

Addressing Modes

Ans = 2



Consider a register-memory architecture system (2-address instructions). #Q. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the

destination for operation too.

Assume X, Y, Z and M are memory operands

$$R2 \leftarrow R2 + R1$$

$$R1 \leftarrow M$$

$$R1 \leftarrow R1 + R2$$

Ans = 3



#Q. Consider a register-based architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is always the register operand and it's the

destination for operation too.



Topic : Effective Address





- Address of operand in a computation-type instruction or
- The target address in a branch-type instruction.



Topic: Branch Instruction

Assuming CPU is currently executing instⁿ I2.

PC = 502 (address of I3)

Assume CPU decodes I2 as branch (jump)

instn.

Condition


Take jump Branch taken False

Don't take jump

Branch not taken

Next instr in seguence, which is I3 will be executed next.

no any change in PC.



condith Branch taken Next instrexecuted => Target instrement where the Branch instress IZ will take branch

assume IF is target

of IZ. PC value will be updated by value 506

Effective address for => 506 branch insth I2




Topic: Instruction Cycle

steps to execute an inst?



- 1. Instruction Fetch
- 2. Instruction Decode
- 3. Effective Address Calculation

- 4. Operand Fetch
- 5. Execution
- 6. Write Back Result



Inst' cycle for branch type inst":-1. Insth fetch =) Read insth from mem & bring it to IR.

pc incremented 2. Inst' de code => De codes op code part & try to understand operat?

3. E.A. Calculation: - CPU calculates target address
4. operand fetch: - Not needed for branch init!

5. Execution: - Condition check & PC updation by target add. if needed

6. write back result: - Not needed for branch instr



Topic: Fetch Cycle & Execution Cycle



only inst" fetch


from de code


aute back result



Topic: Computation vs Branch Type Instruction









copy to AC


10101



Topic: Addressing Modes



It specifies how and from where the operands are obtained for an instruction using address field.





Topic: Implied Mode



The opcode definition itself defines the operand

Opcode Mode Addres



Topic: Immediate Mode



The address field of instruction specifies the operand value

Opcode	Mode	Address



Topic: Direct Mode



The address field of instruction specifies the effective address

Opcode Mode Address

	Memory
Operand	



Topic: Indirect Mode



The address field of instruction specifies the effective address

Opcode Mode Address

Memory

Eff. Add.

Operand



Topic: Register Mode



The address field of instruction specifies a register which holds operand

Opcode	Mode	Address

Register



Topic: Register Indirect Mode



The address field of instruction specifies a register which holds operand

s field 0		specifies a reg	gister willen nolds operand
Mode	Address		Memory
7			
_			
		Operand	
	Mode	Mode Address	



Topic: Autoincrement/Autodecrement Mode



Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.

Opcode	Mode	Address		Memor
			Operand1	
Г			Operand2	
L	Registe	er		

Operand1	
Operand2	



Topic: Indexed Mode



Address part of instruction (base address) is added to index register value to get the effective address

Opcode	Mode	Address		Memo
			Operand	
Index Reg	ister			
J				



Topic: PC-Relative Mode



Address part of instruction (offset) is added to PC register value to get the effective address

Opcode	Mode	Address	Memory
	1		
PC			




Topic: Base Register Mode



Address part of instruction (offset) is added to Base register value to get the effective address

Maria Maria				
Opcode	Mode	Address		Memory
Base Reg	ister			





200	Memory			
201	Opcode Mode			
202	Addre	ess = 500		
	Next Ir	struction		
399		450		
400	700			
500	800			
600	600 900			
702	702			
800		300		

PC =200

R500 = 400

XR = 100

AC

Mode	Effective Address	Operand
1. Immediate Mode		
2. Direct Mode		
3. Indirect Mode		
4. Register Mode		
5. Register Indirect Mode		
6. Autodecrement Mode		
7. Indexed Mode		
8. PC- Relative Mode		



2 mins Summary



Topic

Effective Address

Topic

Branch Instruction

Topic

Instruction Cycle

Topic

Fetch Cycle & Execution Cycle

Topic

Addressing Modes





Happy Learning THANK - YOU