CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 05



Recap of Previous Lecture



Topic Branch Instruction

Topic Instruction Cycle

Topic Fetch Cycle & Execution

Fetch Cycle & Execution Cycle

Topic Addressing Modes

Topics to be Covered











Topic **Addressing Modes**

Topic

Types of Addressing Modes



Topic: Instruction Cycle



1. Instruction Fetch

2. Instruction Decode

3. Effective Address Calculation

4. Operand Fetch

5. Execution

6. Write Back Result



Topic: Addressing Modes



It specifies how and from where the operands are obtained for an instruction

opcode mode add.



Topic: Implied Mode



The opcode definition itself defines the operand

Opcode Mode	Address		
operation + operand	ex:- opcode =)	Increment (INCA)	Accumulator




Topic: Immediate Mode

with constant value or to use constants ecifies the operand value in instant.

The address field of instruction specifies the operand value

Opcode Mode Address > 0 per and value



RI (- RI + 15



Topic : Direct Mode





The address field of instruction specifies the effective address


Opcode	Mode	Address		Memory
<u> </u>)erect			
				75.
			→ Operand	
			Operand	



=> It is used to implement pointers



add of



Time to get operand

Mem. access

In C-/2209:operation on *> Insth mem. add) 500 500


int x = 5; int $x \neq j$ p = 2



Topic: Register Mode Reg. - Direct Mode



The address field of instruction specifies a register which holds operand






Topic: Register Indirect Mode

It is used to shorten instribingth.



Effective add.

The address field of instruction specifies a register which holds operand



Direct mode = 1 mem. access time

Reg. Indirect mode


ex: Assume a Computer RAM = 8GB = 8G X 1B mem. add. = 33 bits



Topic: Autoincrement/Autodecrement Mode



Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.



for micro-processor designs:- (default)

Auto inc. mode => Post increment

Auto dec. mode => Pre decrement

Amount of incument or decrement depends on size of deta Value accessed.




sused to access an element of array




Address part of instruction (base address) is added to index register value to get the effective address

Dave and		
Opcode Mode Address		Memory
Indexed /		
JE. A	Operand	
(Index Value)		
Index Register		
to get E.A.,		
Addith required to get E.A., and then mem access requir	ed to get operana.	
	U	

ex:array in mem. char A[s];



$$x = A(y)$$



E.A. (add. of an element of array) = (Base address) + (index Value)

from add. part from index Reg.

of inst"

formula to get effective add in Indexed mode:
E.A. = Address part of insth + Index Register value

Implementation of Indexed mode

Index Reg. is a special purpose Reg.

Then is no any special purpose Index Reg.

opcode mode Add.

Identifier

It specifies a GPR, which is going to be used as index Reg.




Topic: PC-Relative Mode

or (Position Independent Mode)

Lis This mode is used for branch type of moths Address part of instruction (offset) is added to PC register value to get the effective

address Relative add. to (offset)



Memory

intra-segment jumping


Assuming inst I2 is executing in CPU Mem. CPU decodes I2 as branch instⁿ Lassuming Target of I2 is I6 instⁿ PC = 204 200 IJ 202 204 ·IS 206 JY 208 I5 . **I6** 210 3 instrs (I3 to I5) to be skipped, which are stored on 6 addresses. Target add. = 204 +6 gyset for forw jump +ve = 210 for back jump - Ve



Topic: Base Register Mode

> It is used inter - segment branching

Address part of instruction (offset) is added to Base register value to get the effective address



Memory



Topic : Example



	Memory	
200	Opcode	Mode
201	Addr	ess = 500
202	Next Instruction	
399		450
400		700
500		800
600		900
702		
800		300

PC =200

R500 = 400

XR = 100

AC

Mode	Effective Address	Operan d
1. Immediate Mode		
2. Direct Mode		
3. Indirect Mode		
4. Register Mode		
5. Register Indirect Mode		NEW M
6. Autodecrement Mode		
7. Indexed Mode		
8. PC- Relative Mode		



#Q. An instruction is stored at Location 300 with its address field at location 301. The address field has the value 400. A processor register contains the number 150. Evaluate the effective address, if addressing mode is:

A Direct B Immediate

Relative Register Indirect



#Q. In case the code is position independent, the most suitable addressing mode is

A Direct mode

B Indirect mode

C Relative mode

Indexed mode



#Q. The addressing mode that permits relocation, without any change whatsoever in the code, is

A Indirect addressing

Base register addressing

C Indexed addressing

PC relative addressing



- #Q. A relative branch mode type instruction is stored in memory at address 300. The branch is made to an address 450.
 - 1. What should be the value of relative address field of the instruction?
 - 2. Determine the value of PC before instruction fetch, after the fetch and after execution phase?



#Q. Consider a hypothetical processor with an instruction of type LW R1, 20(R2); which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for operand in memory?

A Immediate Addressing

B Register Addressing

Register indirect scaled addressing D Base indexed addressing



#Q. Consider a three word machine instruction

ADD A[RØ], @B

The first operand (destination) "A[R0]" uses indexed addressing mode with R0 as the index register. The second operand (Source) "@B" uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is____.



2 mins Summary



Topic

Addressing Modes

Topic

Types of Addressing Modes





Happy Learning

THANK - YOU