CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Cache Organization



Lecture No.- 06

Recap of Previous Lecture









Topics to be Covered





cm block no.

= (mm block no.) ./.

(no. of blocks in cache)



Topic

Topic

Set Associative Mapping

Direct Mapping

Topic

Fully Associative Mapping

[MCQ] GATE-2011



#Q. An 8KB direct-mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprising of the following.

→ 1 Valid bit

→ 1 Modified bit

As many bits as the minimum needed to identify the memory block mapped in the cache.

What is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?

(A) 4864 bits (B) 6144 bits

(C) 6656 bits (D) 5376 bits

32-6its

Tag cm byte
19 8 5

 $6928k = 692^{13} = 13676$

Tag directory size = $2^8 * (19 + 1 + 1)$ bits

= 2⁸ * 21 bits = 5376 bits

no of blocks in cm = $\frac{8kB}{32B}$ $= \frac{2^3 \cdot 2^{16}}{2^5}$


 $= 2^{8}$



convert

Topic: Calculating CM Block Number from MM Address






exi- mm add. = 8 bits

cache size = 32 bytes

block size = 8 bytes

Direct Mapping

11111101



given mm addresses are mapped to which cm block?

 $(00)_2 = (0)_{10}$

$$(10)_2 = (2)_{10}$$

$$(11)_2 = (3)_{10}$$

$$(E2)_{16} = (11100010)_{2}$$

$$(00)_2 = (0)_{10}$$

$$(B6)_{16} = (10110110)_2$$

$$(10)_2 = (2)_{10}$$




byte = 4 bits

#Q. Consider a machine with a byte addressable main memory of (2^{20}) bytes, block size of (6) bytes and a direct mapped cache having 2^{12} cache lines. Let the addresses of two consecutive bytes in main memory be $(E201F)_{16}$ and $(E2020)_{16}$. What are the tag and cache line address (in hex) for main

memory address (E201F)₁₆?

Tag cm byte no.



A E, 201

B F, 201

201

F

E, E20

D

2, 01F


Zo bits

Zo bits

Tay blockno. byte

5 9 6

$$(E201F)_{16}$$
 cm block no. by te = (11000000000000011111) $(1C)_{16}$ $(080)_{16}$ $(1F)_{16}$



50

12%4 => 0

43

$$\left[\frac{43}{4}\right] = 10$$

10%4 => 2

29

7%4=)3

63


15%4 => 3



Topic: Checking Hit/Miss in Direct Mapped Cache



mm add.





#Q. Consider a 64 bytes direct mapped cache with a block size of 16 bytes. Main memory size is 256bytes. Currently in the cache, the blocks are having tags

as follows:

Block	Tag
00	10
01	01
10	11
11	01

00 Tag	Block 8	
0) 01	5	(
10/11	14	(
11 61	7.	(

$$\begin{array}{l}
\text{mm} & \text{block} \\
(1000)_2 &= (8)_{10} \\
(0101)_2 &= (5)_{10} \\
(1110)_2 &= (14)_{10} \\
(0111)_2 &= (7)_{10}
\end{array}$$

Identify the correct statement with respect to the availability of the main memory data into cache?

- a) Main memory byte number 243 present in cache —> miss
- b) Main memory byte number 143 present in cache
- c) Main memory byte number 43 present in cache $\rightarrow m^{1/5}$
- d) Main memory byte number 119 present in cache

option c:-

$$(43)_{10} = (00101011)_{2}$$

mm block no. = $\left[\frac{43}{16}\right]_{10}$

= $(2)_{10}$

$$\frac{\sigma_{1} tion (a)}{(243)_{10}}$$

mm block no. = $\left| \frac{243}{16} \right| = (15)_{10}$

option (b):-

mm block no. =
$$\left(\frac{143}{16}\right) = (8)_{10}$$

option d:-


mm block no. =
$$\left|\frac{119}{16}\right| = (7)_{16}$$



Topic: Problem With Direct Mapping










→ 0

Topic: Set Associative Mapping




on each index in cache multiple blocks of main memory can be stored.

Index (cm set no.)



2-way set associative

(because on each index 2 blocks are organized)



CPU Reg.

mm block no.

1, 5, 1, 5, 1, 5, 1, 5

miss


with



Topic: Set Associative Mapping




Direct mapped
16 blocks



2-way set ass.

111



no of indexes in a k-way set associative cache = no. of blocks in cache (no. of sets)

mm add.

no of bits in set no. = log 2 (no of sets in cache)

Tog directory size = no. of blocks in cache * (Tag + extra bits)

exi- mm add. = 16 bits cm size = 512 B block size = 16 B = 2 B \Rightarrow byte no. = 44 bits 2- way set associative Cache

no of blocks in cache =
$$\frac{512B}{16B} = \frac{29}{24} = 2^{5}$$

= 32

no. of sets in cache =
$$\frac{25}{2} = \frac{24}{1} = 16$$


no of bits for set offset = 4 bits

- A computer has a 512Kbyte, 4-way set associative, write back data cache #Q. with block size of (16) Bytes. The processor sends 34 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit

24B

1. The number of bits in the tag field of an address is

2. The size of the cache tag directory is $2^{15}*(17+2+1+1) = 2^{15}*21$ bits



no of blocks in cache =
$$\frac{512 \text{ kB}}{16 \text{ B}} = \frac{2^9 \cdot 2^{10}}{2^4} = 2^{15}$$

no of sets in cache = $\frac{2^{15}}{4} = \frac{2^{15}}{2^2} = 2^{13} = 2^{13} = 2^{15}$ bits



2 mins Summary



Topic Dir

Direct Mapping

Topic

Set Associative Mapping

Topic

Fully Associative Mapping





Happy Learning

THANK - YOU