



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Cache Organization

Lecture No.- 05

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Cache Mapping

Topic

Direct Mapping

Topic

Tag

Topics to be Covered



Topic

Cache Mapping

Topic

Direct Mapping

Topic

Tag

Topic

Tag Directory




Topic : Direct Mapping



- Blocks in cache = 4 (00-11)
- Blocks in Main memory = 8 (000-111)



Topic : Direct Mapping



mm block no.

Cache Memory

0	00	<div>1</div>	Block 4	0, 4
1	01	<div>10</div>	Block 5 Block 1	1, 5
2	10	<div>1</div>	Block 6	2, 6
3	11	<div></div>		3, 7

mapping

Main Memory

000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7



Topic : Direct Mapping

CPU Request (MM block)	Mapping (CM block no.)	Hit /Miss	Comments		
$(5)_{10}$ $= (101)_2$	$5 \% 4 = 1$ <div><table><tr><td>1</td><td>01</td></tr></table><p>Tag cm block no.</p></div>	1	01	Miss	Bring block 5 at cm block 1 with tag 1
1	01				
$(4)_{10} = (100)_2$	<div><table><tr><td>1</td><td>00</td></tr></table><p>Tag cm block no.</p></div>	1	00	Miss	Bring block 4 at cm block 0 with tag 1
1	00				



Topic : Direct Mapping

CPU Request (MM block)	Mapping (CM block no.)	Hit /Miss	Comments
$(1)_{10}$ $(001)_2$	<div><div>0 01</div><div>↓ ↓</div><div>Tag cm block no.</div></div>	Miss	Bring mm block 1 at cm block 1 by replacing block 5 and change the tag to 0.
$(110)_2$	<div><div>1 10</div></div>		



Topic : Direct Mapping

- Blocks in cache = 4 (00-11)
- Blocks in Main memory = 8 (000-111)
- Block Size = 2 Bytes
- Size of Cache memory = $4 * 2 = 8$ bytes
- Size of Main memory = $8 * 2 = 16$ bytes = 2^4 bytes
- Size of Main memory address = 4 - bits
(byte address)



Topic : Direct Mapping


cm block no. (Index)

Cache Memory			
00			0, 4
01	1	Block 101	1, 5
10			2, 6
11			3, 7
Tag		blocks	mapping

main address

Main Memory

0000		}	block 000
0001			
0010		}	block 001
0011			
0100		}	block 010
0101			
0110		}	block 011
0111			
1000		}	block 100
1001			
1010		}	block 101
1011			
1100		}	block 110
1101			
1110		}	block 111
1111			



mm. address

mm block no.	byte no.
--------------	----------

3 bits : 1

Tag	cm block no.	byte no.
-----	--------------	----------

← mm add. →

for our example

← mm add. 4 →

Tag	cm block no.	byte no.
1 bit	2 bits	1 bit

$$\text{no. of bits for byte no.} = \log_2(\text{block size})$$

no. of bits for cm block no.

$$= \log_2(\text{no. of blocks in cache})$$


$$\text{no. of blocks in cache} = \frac{\text{cache size}}{\text{block size}}$$



Topic : Direct Mapping

CPU Request (MM add.)	Mapping(CM block no.)	Hit/Miss	Comments
<p>$(1010)_2$</p> <p>mm block no. 101 byte 0</p>	<p>Tag 1 cm block no. 0 byte no. 1 0</p>	Miss	Bring mm block 101 in cm at block 01 with tag 1
<p>$(1011)_2$</p> <p>mm block no. 101 byte 1</p>	<p>Tag 1 cm block no. 0 byte no. 1 1</p>		

CPU generates add. 1010




↳ goto cm block 01 \Rightarrow no any block present there

MISS



Topic : Direct Mapping

CPU generates add. 1011



Tag

cm block
no.

byte no.

CPU accesses byte
no. 1 of this
block

gots cm block no. 01 \Rightarrow Tag there \Rightarrow 1

match
 \downarrow
hit

Tag in CPU's Request \Rightarrow 1



Topic : Indexing in Direct Mapping


cm block no. is known as index in direct mapping

cm block \Leftrightarrow cm line



Topic : Cache Controller

cache controller maintains one tag information for each block of cache.





Topic : Tag Directory



Tag directory size = no. of blocks in cache * Tag bits


Exo-

mm add. = 12-bits

cm size = 64 bytes = 2^6 B

block size = 4 bytes

Direct mapping



block size = 4 B = 2^2 B \Rightarrow 2 bits


no. of block in cm = $\frac{64 \text{ B}}{4 \text{ B}} = 16 = 2^4$

cm block no. = 4 bits

Tag directory size = $16 * 6$
= 96 bits

#Q. Consider a direct mapped cache of size 2^{16} B with block size 2^4 Bytes. The CPU generates 32-bits addresses.

1. Number of bits for byte offset? 4 bits
2. Number of blocks in cache? 2^{12} or 4k
3. The number of bits needed for cache indexing? 12 bits
4. The number of tag bits? 16 bits
5. Tag Directory size? $2^{12} * 16 \text{ bits} = 64 \text{ k bits} = 8 \text{ k bytes}$




$$\text{no. of blocks in cache} = \frac{64 \text{ KB}}{16 \text{ B}} = 4 \text{ K} = 2^{12} \Rightarrow \text{cm block no.} = 12 \text{ bits}$$

Direct mapping:-

ex:- mm add. = 20 bits

cm size = 256 bytes = $2^8 B$



assume block size = 2^x bytes


byte no. = x bits

$$\text{no. of blocks in cache} = \frac{2^8 B}{2^x B} = 2^{8-x}$$

cm block no. = $(8-x)$ bits

#Q. Consider a direct mapped cache of size 2^{15} B (32KB) The CPU generates 32-bits addresses. The number of tag bits in main memory address are?

→ 17 bits



Q)


$$\text{cm size} = 256 \text{ MB} = 2^{28} \text{ B}$$

$$\text{mm add.} = 35 \text{ bits}$$

$$\text{Tag} = \text{--- bits}$$

Direct mapping

$$\text{Ans} = 7$$





Topic : Cache Initialization



Cache Memory

	Tag	
00	<input type="checkbox"/>	
01	<input type="checkbox"/>	
10	<input type="checkbox"/>	
11	<input type="checkbox"/>	



Topic : Cache Initialization

valid/invalid bit \longrightarrow 0 \Rightarrow invalid block & Tag
1 \Rightarrow valid block & Tag


Cache Memory

00	<input type="checkbox"/>	<input type="checkbox"/>	
01	<input type="checkbox"/>	<input type="checkbox"/>	
10	<input type="checkbox"/>	<input type="checkbox"/>	
11	<input type="checkbox"/>	<input type="checkbox"/>	

when computer starts all valid/invalid bits are initialized with 0.




Topic : Performance Improvement of Write Back Cache





Topic : Performance Improvement of Write Back Cache



Dirty bit

0

CPU has performed only read in that block

1

CPU has performed write in that block of cache

(if such blocks are replaced from cache then write back required for these blocks)

$$\text{Tag directory size} = \text{no. of blocks in cache} * (\text{Tag} + \text{extra bits})$$

[NAT]



#Q. Block Size

$$= 16 \text{ bytes} = 2^4 B$$

Size of Cache memory

$$= \underline{128KB} = 2^{17} B$$

Size of Main memory address

$$= 34\text{-bits}$$

$$\begin{aligned} \text{no. of blocks in cache} &= \frac{2^{17} B}{2^4 B} \\ &= 2^{13} \end{aligned}$$

Direct Mapping


For each block apart from tag 1 valid bit and 1 modified bit are stored in cache

Bits in byte offset? 4 bits

Bits in cache block number? 13 bits

Bits in tag? 17 bits

Tag Directory size? $2^{13} * (17 + 1 + 1) = 2^{13} * 19 \text{ bits}$
 $= 152 \text{ k bits}$




$$\log 2^{17} = 17 \text{ bits}$$

[NAT]



$$mm \text{ Size} = 2^{23} * 2^6 B = 2^{29} B$$

$\Rightarrow mm \text{ add.} = 29 \text{ bits}$



#Q. Blocks in Main memory = 2^{23}

Blocks in Cache memory = 2^{16}

Block Size: 64 Bytes

Direct Mapping

No. of bits required for Byte Offset = ? 6

No of bits required for main memory address = ? 29

Index-bits = ? 16

Tag-bits = ? 7

Size of Tag Directory = ? $2^{16} * 7 \text{ bits}$

[NAT]



#Q.

32-bit architecture CPU

Main Memory Size = 4GB = $2^{32} B$

Cache Size = 256KB = $2^{18} B$

Block Size = 16 Words = $16 * 4B = 64B = 2^6 B$

Direct Mapping

No. of bits required for Byte Offset = ? 6


No of bits required for main memory address = ? 32

No of bits required for main memory block no. = ? 26

Index-bits = ? 12

Tag-bits = ? 14

Size of Tag Directory = ? $(2^{12} * 14 \text{ bits})$





2 mins Summary



Topic

Cache Mapping

Topic

Direct Mapping

Topic

Tag

Topic

Tag Directory



Happy Learning

THANK - YOU