CS & IT

ENGINERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Pipeline Processing



Lecture No.- 05











Instruction Pipeline Topic

Pipeline Hazard Topic

Operand Forwarding Topic

Branch Prediction Topic

Topics to be Covered









Topic: Instruction Pipeline



IF: Instruction Fetch

ID: Instruction Decode & Address Calculation

OF: Operand Fetch

EX: Execution

WB: Write Back



Topic: Instruction Pipeline



Clock Cycles

Instructions

for data dependency:-

15 i:- RI
$$\leftarrow$$
 R2+R3 IF ID OF EX WB

16 J:- RY \leftarrow RI \Rightarrow RY

17 ID - OF

after ith instruction's cuB, jth instruction should go for OF.

no. of stalls due to data dependency = wB phase no - OF phase no.

$$= 5 - 3$$

$$= 2$$

[NAT]



#Q. Consider a pipelined processor with the following four stages:

☐ IF: Instruction Fetch

² ID: Instruction Decode and Operand Fetch

3. EX: Execute

φ WB: Write Back

The IF, ID, and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycle in the EX stage. What is the number of clock cycles taken to complete the following sequence of instructions?

ADD R2, R1, R0

R2←R1+R0

2, MUL R4, R3, R2

R4←R3*R2

SUB R6, R5, R4

R6←R5-Ř4

IF--- I ID--- I ADD SUB MUL E× ---- I I 3 ωΒ -- I Stalls 2 no. of cycles who hazard = 4+3-1=6

stalls due to structural hazard = 2

— 11 — data hazard = 2*2=4

Total = 12 Ans.

2 Data hazards present

from 1 to 2 for R2

from 2 to 3 for R4

no of stells per data hazard = 4-2=2

2 3 4 5 6 7 8 9 IF ID OF EX WB 1. RI = R2 + R3 OF EX WB 2. R4 E R1 * R5 IF ID IF ID - OF EX WB 3. R9 - R1 - R6 w/o hazard = 5+3-1=7 stalls 2 data dépendencies from instⁿ 1 to 2 for RI & -11-1 to 3 -11-Tbut 1 to 3 will not Cause stall.

EX:-

 $RI \leftarrow R2 + R3$ $R4 \leftarrow R1 * R5$ $R1 \leftarrow R6 + R8$ $R9 \leftarrow R1 + R15$

No of data dependencies =>?

stall causing dependencies = 2

Ex:-

 $RI \leftarrow R2 + R3$ $RU \leftarrow R12 * R5$ $R10 \leftarrow R6 + R8$ $R9 \leftarrow R1 + R13$ no. of data dependencies =

stall causing dépendencies = 0



Topic: Hazard Classification



Assume that there are two instructions i and j, and i is executed before j



Topic: Read After Write (RAW)



j tries to read a source before i writes it. So j incorrectly gets the old value.

i
$$RI \leftarrow R2 + R3$$
 IF ID OF $EX \cap WB$
j: $R5 \leftarrow RI * RY$ IF ID OF $EX \cap WB$



Topic: Write After Write (WAW) -> write dependency





j tries to write an operand before it is written by i

i:
$$RI \leftarrow R2 + R3$$
 $\begin{cases} soi^n \Rightarrow \end{cases}$ Register Renaming

i:
$$R1 \leftarrow R2 + R3$$

j: $R9 \leftarrow R4 * R5$







j tries to write an operand before i reads it, hence i incorrectly gets new value

i:
$$RI \leftarrow R2 + R3$$
 7

i: $RI \leftarrow R2 + R3$

j: $R2 \leftarrow R4 * R5$ 7

j: $R1 \leftarrow R2 + R3$

j: $R1 \leftarrow R2 + R3$

RAW => True dependency

WAW => write "] -> False dependencies

WAR => Anti - "]

[NAT]



#Q. Count the number of RAW, WAW and WAR dependencies?

ADD R2, R1, R0

R2←R1+R0

MUL R4, R3, R2

R4←R3*R2

SUB R6, R5, R4

R6←R5-R4

ADD R6, R7, R8

R6←R7+R8

MUL R7, R1, R2

R7←R1*R2

SUB R1, R3, R4

R1←R3-R4

$$RAW = 4$$

 $WAW = 1$
 $WAR = 3$

[MSQ] GATE- 24



#Q. An instruction format has the following structure

Instruction number opcode destination reg source reg-1, source reg-2 Consider the following sequence of instruction to be executed in a pipelined processor

I1: DIV R3, R1, R2 $R3 \leftarrow R1/R2$

12: SUB R5, R3, R4 R5 - R3 - R4

I3: ADD R3, R5, R6 R3 \leftarrow R5 + R6

Which of the following statement is/are TRUE?

- A There is a WAW dependency on R3 between I3 and I4
- B There is a WAW dependency on R3 between I1 and I3
- C There is a RAW dependency on R3 between I1 and I2
- D There is a RAW dependency on R3 between I2 and I3

[MSQ]



#Q. For a pipelined CPU with a single ALU, consider the following situations

The J + 1st instruction uses the result of the Jth instruction as an operand

II. The execution of a conditional jump instruction - Contwo hazard

III. The Jth and J + 1st instructions require the ALU at the same time

Listructural hazard

Which of the above can cause a hazard

A. I and II only

B. II and III only

C. III only

D. All the three

[NAT]



- #Q. Register renaming is done in pipelined processors:
- a) as an alternative to register allocation at compile time
- b) for efficient access to function parameters and local variables
- to handle certain kinds of hazards
 - d) as part of address translation

[NAT]



- #Q. Consider the following sequence of instructions, which is to be executed on a 5 stage pipeline: IF, ID, OF, EX and WB. Each stage takes one cycle for each instruction. Total Cycles required to execute this sequence
- 1. When pipeline uses operand forwarding $\Rightarrow 10$
- 2. When pipeline does not use operand forwarding \Rightarrow 14

ADD R2, R1, R0	R29-R1+R0
MUL R4, R3, R2	R4-R3*R2
SUB R6, R5, R4	R6←R5-R4
ADD R6, R7, R8	R6←R7+R8
MUL R7, R1, R2	R7←R1*R2
SUB R1, R3, R4	R1←R3-R4

1. No stalls due to data dépendencies.

$$n = 6$$
 instrs

2. stalls due to data dependency = (5-3) * 2 = 4

[NAT]

SUB

R1, R3, R4



#Q. Consider the following sequence of instructions, which is to be executed on a 5 stage pipeline: IF, ID, OF, EX and WB. Each stage takes one cycle for each instruction. Total Cycles required to execute this sequence

R1←R3-R4

- When pipeline uses operand forwarding
- When pipeline does not use operand forwarding

ADD R2, R1, R0	R2←R1+R0
MUL R4, R3, R2	R4←R3*Ř2
LOAD R7, (1000)	R7←M[1000]←
ADD R6, R7, R8	R6←Ř7+R8
MUL R7, R1, R2	R7←R1*R2

1. 2 stall cycles due to data dependency on load instr.

cycles w/o hazard = 5+6-1=10

stalls = 2

Total = 12

5 talls due to 2 dépendencies = 2+2=4

Total = 5+6-1+4= 14 cycles



Topic: CPI Calculation in Pipeline



w/o hazard no. of cycles for n no. of inst^{ns} = k+n-1

$$\omega/0$$
 hazard $CPI = \frac{k+n-1}{n}$
with hazard $CPI = \frac{k+n-1+stalls}{n}$

In ideal Conditions:

with hazard
$$CPI = \frac{n + stalls}{n}$$
 or $1 + \frac{stalls}{n}$

$$\frac{1}{n}$$

Avg. inst' excecution lime = CPTang * tp

•

[NAT]



#Q. Consider a 5-stage pipeline which is executing a program of 1000 instructions.

Among all instructions 200 instructions cause 2 stall cycles each.

- Calculate CPI of pipeline?
- 2. If pipeline cycle time is 3ns then what is average instruction execution time?
- 3. Calculate CPI of pipeline in ideal conditions?
- 4. If pipeline cycle time is 3ns then what is average instruction execution time in ideal conditions?

Total stall cycles = 200 * 2 = 400

1.
$$CPT = \frac{5 + 1000 - 1 + 400}{1000} = 1.404$$

3.
$$CPI = 1 + \frac{400}{1000} = 1.4 \Rightarrow 1 + \frac{200 \times 2}{1000}$$

In prev. Questn:

200 out of 1000 instr's cause stalls

L

200 => 0.2 or 20% of all instr's cause stalls

CPI = 1 + 0.2 *2

##Q.) consider a 5-stage pipeline in which 30% inst^{ns} cause 1 stall each.

CPI of pipeline is ?


Ans: -

5017: Here value of n is not given, hence use ideal condition

CPI = 1 + 0.3 * 1 = 1.3

#a.) 5-stage pipeline
20% inst^{ns} => 2 stells each
15% inst^{ns} => 1 stall each

$$CPI = 1 + (0.2 * 2) + (0.15 * 1)$$
$$= 1.55$$






- #Q. Consider a 5-stage instruction pipeline, where all stages take equal delay. When an application is executing on this 5-stage pipeline, consider 20% of the instructions incur 3 pipeline stall cycles
- 1. Average CPI for pipeline? 1+0.2*3 = 1.6
- 2. Average instruction execution time for pipeline? 1.6 $*t_{p}$
- 3. The speedup of pipeline achieved with respect to non-pipeline?

with hazard Sideal =
$$\frac{tn}{CPI_{avg}*tp} = \frac{5x}{1.6*x} = 3.125 = 3.13$$

$$t_n = 5x$$
 $t_p = x$





#Q. Consider a 5-stage instruction pipeline, where stages take delays 5ns, 4ns, 6ns, 4ns and 5ns respectively. The pipeline is used to execute a program in which 25% instructions cause 4 stalls due to hazard. The average instruction execution time in the pipeline is _____ns?



#Q. A CPU has a five-stage pipeline and runs at 1 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 10⁹ instructions out of which 20% are conditional branches. If each instruction takes one cycle to complete on average, the total execution time of the program is ______seconds?



2 mins Summary



Topic Instruction Pipeline

Topic Data Hazard Classification

Topic RAW, WAW, WAR





Happy Learning

THANK - YOU