# CS & IT ENGINEERING

# COMPUTER ORGANIZATION AND ARCHITECTURE

**Instruction & Addressing Modes** 



Lecture No.- 01

# **Recap of Previous Lecture**









Topic

**Micro Operation** 

Topic

**Memory Access** 

# **Topics to be Covered**









# [MCQ]



#Q. Consider the following program segment. Here R1, R2 and R3 are the general-purpose registers.

LOOP:

Instruction	Operation	Instruction Size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
ADD R2,R1	R2 ← R1 + R2	1
MOV (R3),R2	M [R3] ← R2	1
INC R3	R3 ← R3 + 1	1
DEC R1	R1 ← R1 – 1	1
BNZ LOOP	Branch on not zero	2
HALT	Stop	1



Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. The number of memory reference for accessing the data in executing the program completely is

A 10

B 11

**C** 20

D \_\_\_\_\_21



LOOP:

#### Solution

#### Memory



Operation
$R1 \leftarrow M[3000]$
$R2 \leftarrow M[R3]$
R2 ← R1 + R2
M [R3] ← R2
R3 ← R3 + 1
R1 ← R1 − 1
Branch on not zero
Stop

$$R1 = +0.28...0$$
 $R2 = +00.40 + 100$ 
 $109$ 
 $R3 = 2000$ 

2001

2002

Program
<del>100</del> 110
100 109
106 108
100 107
100 106
100 105
100 104
100 103
100 102
100 101
[00
10

# [MCQ]



#Q. Consider the following program segment. Here R1, R2 and R3 are the general purpose registers.

LOOP:

Instruction	Operation	Instruction Size (no. of words)
MOV R1, (3000	$R1 \leftarrow M[3000]$	2
MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
ADD R2,R1	R2 ← R1 + R2	1
MOV (R3),R2	M [R3] ← R2	1
INC R3	R3 ← R3 + 1	1
DEC R1	R1 ← R1 – 1	1
BNZ LOOP	Branch on not zero	2
HALT	Stop	1



Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is:

A 100

B 101

C 102

D 110

# [MCQ]



#Q. Consider the following program segment. Here R1, R2 and R3 are the addresses general-purpose registers.

	Instruction	Operation	Instruction Size (no. of words)
1000	MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
1008 LOOP:	MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
1012	ADD R2,R1	$R2 \leftarrow R2 + R2$	1
1016	MOV (R3),R2	M [R3] ← R2	1
1620	INC R3	R3 ← R3 + 1	1
1024	DEC R1	R1 ← R1 − 1	1
1028	BNZ LOOP	Branch on not zero	2
1036	HALT	Stop	1



Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on the stack?

A 1005 B 1020

C \sqrt{1024} D 1040



# GATE - 2021



#Q. Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

	Instruction	Semantics	Instruction Size (bytes)
1000	MOV R1, (5000)	$R1 \leftarrow MEMORY[5000]$	4
7004	MOV R2, (R3)	R2 ← MEMORY[R3]	4
	ADD R2, R1	R2 ← R1 + R2	2
	MOV (R3), R2	MEMORY[R3] ← R2	4
	INC R3	R3 ← R3 + 1	2
	DEC R1	R1 ← R1 − 1	2
	BNZ 1004	Branch if not zero to the given absolute address	2
	HALT	Stop	1



Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010

is 50.

3000	3000	7009	3010	
58° 60	55 59	 51	50	



# **Topic: Instruction**

```
Pw
```

```
#include<stdio.h>
void main()
int a, b, c;
printf("Enter 2 values: ");
scanf("%d %d", &a, &b);
c = a + b;
printf("Sum = \%d", c);
```

```
Instructs + data)

Instructs + data)

(In binary)

Computer (In binary)
```

Computer

# **Topic: Instruction** #include<stdio.h> void main() < int a, b, c; printf("Enter 2 values: "); scanf("%d %d", &a, &b); c = a + b;

printf("Sum = %d", c);


```
enogramming
     Language Translation
    (compiler
       Instruction
```



# **Topic: Instruction**




A group of bits which instructs computer to perform some operation



Insth

operands infor



operations => instructions

opcode of insth => 3-bits



# **Topic: Instruction**



ex: distinct	
no. of rinst supported	opcode size
8	3 bits
16	y bits
	5 bits
32	5 bits
24	
$\angle$	609 x /
	, 0





Topic: ISA (Instruct set Archetecture)
Collection of all instrs supported by a CPU.

size of ISA => no. of inst<sup>ns</sup> supported by a CPU size of inst set



# **Topic: Types of Instruction**




- 3-Address Instruction:
- 2-Address Instruction:
- 1-Address Instruction:
- 0-Address Instruction:



# **Topic: 3-Address Instruction**



Max 3 addresses can be specified within an instruction or operand




one operand =) destination 2 operands => source



# **Topic: 2-Address Instruction**



#### Max 2 addresses can be specified within an instruction





# **Topic: 1-Address Instruction**



Max 1 address can be specified within an instruction

opcode add.1



# **Topic: 0-Address Instruction**




No any address can be specified within an instruction

opcode





#Q. Consider a digital computer which supports only 2-address instructions each with 14-bits. If address length is 5-bits then maximum and minimum how many instructions the system can support?







#Q. Consider a digital computer which supports only 3-address instructions each with 32-bits. If address length is 8-bits then maximum and minimum how many instructions the system can support?

$$\frac{501}{\text{opcode}} = \frac{32}{\text{add.} 2} = \frac{8}{\text{add.} 3}$$

$$\frac{8}{8 - 6} = \frac{32}{\text{add.} 2} = \frac{8}{256}$$

$$\frac{1}{8 - 6} = \frac{8}{100} = \frac{8}{256}$$


$$\frac{8}{8 - 6} = \frac{1}{100}$$

## [NAT]



#Q. Consider a digital computer which supports 64 2-address instructions. If address length is 9-bits then the length of the instruction is \_\_\_\_\_ bits?







#Q. Consider a digital computer which supports 64 2-address instructions. If address length is 9-bits then the length of the instruction is \_\_\_\_\_ bits?

In above question: Each instruction must be stored in memory in a bytealigned fashion. If a program has 200 instructions, then amount of memory required to store the program text is \_\_\_\_ bytes?





#Q. Consider a digital computer which supports 32 2-address instructions. Consider the address length is 8-bits. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 300 instructions, then amount of memory required to store the program text is \_\_\_\_ bytes?

### [NAT]




#Q. A processor has 50 distinct instructions and 16 general purpose registers. Each instruction in system has one opcode field, 2 register operand field and a 10 bits memory address field. The length of the instruction is \_\_\_\_ bits?

### [NAT]



#Q. A processor has 20 distinct instructions and 32 general purpose registers. A 24- bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is \_\_\_\_?





#Q. A processor has 20 distinct instructions and 32 general purpose registers. A 24- bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is \_\_\_\_?

In above question: Assume that immediate operand field is an unsigned number, What is its maximum and minimum value possible?



# 2 mins Summary



Topic Micro-operations

Topic Instructions

Joscode operated infon

Topic Instruction Set Architecture

Topic Types of Instructions

Topic Opcode





# Happy Learning THANK - YOU