



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 01

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Micro Operation

Topic

Memory Access

$$\text{floor func}^n \Rightarrow \lfloor 3.9 \rfloor = 3$$

$$\text{Ceil} \quad " \quad \Rightarrow \lceil 3.2 \rceil = 4$$



Topics to be Covered



Topic

✓
Instruction

Topic

✓
ISA

Topic

✓
Types of Instruction

#Q. Consider the following program segment. Here R1, R2 and R3 are the general-purpose registers.

LOOP:	Instruction	Operation	Instruction Size (no. of words)
	MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
	MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
	ADD R2,R1	$R2 \leftarrow R1 + R2$	1
	MOV (R3),R2	$M[R3] \leftarrow R2$	1
	INC R3	$R3 \leftarrow R3 + 1$	1
	DEC R1	$R1 \leftarrow R1 - 1$	1
	BNZ LOOP	Branch on not zero	2
	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. The number of memory reference for accessing the data in executing the program completely is

A

10

B

11

C

20

D

✓ 21



Solution

LOOP:

Operation
$R1 \leftarrow M[3000]$
$R2 \leftarrow M[R3]$
$R2 \leftarrow R1 + R2$
$M[R3] \leftarrow R2$
$R3 \leftarrow R3 + 1$
$R1 \leftarrow R1 - 1$
Branch on not zero
Stop

$$R1 = \cancel{+10} \cancel{28} \dots 0$$

$$R2 = \cancel{+100} \cancel{110} \cancel{100} \\ 109$$

$$R3 = \cancel{2000} \\ \cancel{2001} \\ 2002$$

Loop runs 10 times
Total memory references
for data = $1 + 2 * 10$
 $= 21$

Memory	
1000	Program
2000	100 110
2001	100 109
2002	100 108
2003	100 107
2004	100 106
2005	100 105
2006	100 104
2007	100 103
2008	100 102
2009	100 101
2010	100
3000	10

#Q. Consider the following program segment. Here R1, R2 and R3 are the general purpose registers.

LOOP:	Instruction	Operation	Instruction Size (no. of words)
	MOV R1, (3000	$R1 \leftarrow M[3000]$	2
	MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
	ADD R2,R1	$R2 \leftarrow R1 + R2$	1
	MOV (R3),R2	$M[R3] \leftarrow R2$	1
	INC R3	$R3 \leftarrow R3 + 1$	1
	DEC R1	$R1 \leftarrow R1 - 1$	1
	BNZ LOOP	Branch on not zero	2
	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is:

A 100 ✓

B 101

C 102

D 110

#Q. Consider the following program segment. Here R1, R2 and R3 are the *addresses* general-purpose registers.

	Instruction	Operation	Instruction Size (no. of words)
↓ 1000	MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
1008 LOOP:	MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
1012	ADD R2, R1	$R2 \leftarrow R2 + R1$	1
1016	MOV (R3), R2	$M[R3] \leftarrow R2$	1
1020	INC R3	$R3 \leftarrow R3 + 1$	1
1024	DEC R1	$R1 \leftarrow R1 - 1$	1
1028	BNZ LOOP	Branch on not zero	2
1036	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is byte addressable and the word size is ^{4B}32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on the stack?

A 1005

B 1020

C ✓ 1024

D 1040

#Q. Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
MOV R1, (5000)	$R1 \leftarrow \text{MEMORY}[5000]$	4
MOV R2, (R3)	$R2 \leftarrow \text{MEMORY}[R3]$	4
ADD R2, R1	$R2 \leftarrow R1 + R2$	2
MOV (R3), R2	$\text{MEMORY}[R3] \leftarrow R2$	4
INC R3	$R3 \leftarrow R3 + 1$	2
DEC R1	$R1 \leftarrow R1 - 1$	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1

1000

1004

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is 50.

3000		3000		3009	3010	
	50	50	...	50	50	
	60	59		51		



Topic : Instruction



Digital computer

```
#include<stdio.h>
```

```
void main()
```

```
{
```

```
int a, b, c;
```

```
printf("Enter 2 values: ");
```

```
scanf("%d %d", &a, &b);
```

```
c = a + b;
```

```
printf("Sum = %d", c);
```

```
}
```

(Instructions + data)

I/p
(In binary)

computer

O/p
(In binary)



Topic : Instruction

High level lang. program

```
#include<stdio.h>
```

```
void main()
```

```
{
```

```
int a, b, c;
```

```
printf("Enter 2 values: ");
```

```
scanf("%d %d", &a, &b);
```

```
c = a + b;
```

```
printf("Sum = %d", c);
```

```
}
```

programming
statements

Language Translation

(Compiler)

Instructions

Low-level lang. prog.
or
Machine Code

or byte
code
or
binary code
or
object code

1 0 1 1 1 0 0 0

1 0 0 0 0 0 0 1

1 1 1 1 0 0 1 0

0 1 0 1 0 1 0 1

1 1 1 1 0 1 1 0

0 1 0 1 0 1 0 1

1 0 0 0 1 1 1 1

1 0 1 0 0 0 1 1

0 0 1 1 1 1 0 1



Topic : Instruction

A group of bits which instructs computer to perform some operation

Assume $inst^n$

010100101010110000

denotes
operation
⇓
operation
code

denotes
operands
information

$Inst^n$


opcode / operands infoⁿ



Topic : Instruction

Assume a CPU ^{can perform} n 8 different operations \Rightarrow

A CPU supports
8-distinct types of
instructions



\Downarrow
opcode of instⁿ \Rightarrow 3-bits

000	—	ADD
001	—	SUB
010	—	mem. to Reg.
011	—	Reg. to Mem.
...		...
111	—	complement



Topic : Instruction

ex:- distinct
no. of inst^{ns} supported

opcode size

8

3 bits

16

4 bits

32

5 bits

24

5 bits

x

$$\lceil \log_2 x \rceil$$



Topic : ISA



(Instruction set Architecture)

collection of all inst^{ns} supported by a CPU.

size of ISA \Rightarrow no. of inst^{ns} supported by a CPU

or

size of instⁿ set



Topic : Types of Instruction


- 3-Address Instruction:
- 2-Address Instruction:
- 1-Address Instruction:
- 0-Address Instruction:




Topic : 3-Address Instruction

Max 3 addresses can be specified within an instruction for operands

destination



example



⇓ Interpretⁿ

$$R3 \leftarrow R2 + R1$$


one operand \Rightarrow destination

2 operands \Rightarrow source




Topic : 2-Address Instruction

Max 2 addresses can be specified within an instruction



ex:-



one operand \Rightarrow only source

" " \Rightarrow source, destination both

$$R3 \leftarrow R3 + R2$$



Topic : 1-Address Instruction

Max 1 address can be specified within an instruction

opcode	add.1
--------	-------



Topic : 0-Address Instruction




No any address can be specified within an instruction

opcode

#Q. Consider a digital computer which supports only 2-address instructions each with 14-bits. If address length is 5-bits then maximum and minimum how many instructions the system can support?

Solⁿ




$$\text{max} = 2^4 = 16$$

$$\text{min} = 1$$

#Q. Consider a digital computer which supports only 3-address instructions each with 32-bits. If address length is 8-bits then maximum and minimum how many instructions the system can support?

Solⁿ




$$\text{max} = 2^8 = 256$$

$$\text{min} = 1$$

#Q. Consider a digital computer which supports 64 2-address instructions. If address length is 9-bits then the length of the instruction is _____ bits?

Solⁿ



no. of inst^{ns} supported = 64 \Rightarrow opcode
= 6 - bits

#Q. Consider a digital computer which supports 64 2-address instructions. If address length is 9-bits then the length of the instruction is _____ bits?

In above question: Each instruction must be stored in memory in a byte-aligned fashion. If a program has 200 instructions, then amount of memory required to store the program text is ____ bytes?

#Q. Consider a digital computer which supports 32 2-address instructions. Consider the address length is 8-bits. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 300 instructions, then amount of memory required to store the program text is ____ bytes?

#Q. A processor has 50 distinct instructions and 16 general purpose registers. Each instruction in system has one opcode field, 2 register operand field and a 10 bits memory address field. The length of the instruction is ____ bits?

#Q. A processor has 20 distinct instructions and 32 general purpose registers. A 24- bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is ____?

#Q. A processor has 20 distinct instructions and 32 general purpose registers. A 24- bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is ____?

In above question: Assume that immediate operand field is an unsigned number, What is its maximum and minimum value possible?



2 mins Summary



Topic

Micro-operations ✓

Topic

Instructions ✓

opcode	operand info ⁿ
--------	---------------------------

Topic

Instruction Set Architecture

Topic

Types of Instructions ✓

Topic

Opcode



Happy Learning

THANK - YOU