CS & IT

ENGINERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Basics of COA



Lecture No.- 03

Recap of Previous Lecture







Topic CPU Registers

Topic Types of Architecture

Topic Program Counter

Topic Instruction Register

Topic Stack Pointer

Topics to be Covered









CPU Registers Topic

Memory Addressing Topic

Memory Access Topic

Architecture Type (Based on Size of Input) Topic



Topic : Address Register or MAR



Used to send address to memory




Topic: Data Register or MDR

or MBR



- Used to send data to memory (memory write)
- · And to receive data from memory (memory read)



Memory operation:

1. Read: Read Content from memory and send it to CPU

2. write: write Content in memory which is sent

by CPU.

Read:-1. CPU sends address to memory through address bus 2. CPU sends active Read control signal to memory 3. Memory reads Content on given address and sends that content to CPU through data bus.

<u>write:</u>

1 CPU sends address to memory through address bus
2. CPU sends data to memory 11 data "
3. CPU sends active write Control Signal
4. Memory writes given Content to given address.

control signals from memory to CPU:
1. wait:- when memory is busy in performing read or write then this signal is active to show to cpu that memory can not take any new operation.

2. Ready: - when operation in memory is over then memory makes wait signal inactive and ready signal active, to show to CPU that memory is free for another operation.

#a. CPU can perform 1 operation every 10 ns (nanosecondo) No. of memory operations CPU can perform in soons? $\frac{500}{100} = 5$



Topic: Memory Addressing







Topic: Memory Addressing



if no of cells =
$$n = 2$$
address size = $\log_2 n$ bits = a bits

address size =
$$\infty$$
 bits
no. of cells = 2^{x}

#a No of cells in a memory = 28
add. size for memory = bits?

Ans = 8 bits

#a No. of cells in memory = $512 = 2^9$ add. Size _____ bits?

Ans = 9 Lits

No. of address bits to access a memory = 12

No. of cells in memory = $\frac{12}{2}$ Ans: $\frac{12}{2} = 4096$

$$K = 2^{10}$$
 $M = 2^{20}$
 $G = 2^{30}$

$$2^{12} = 2^{10} * 2^2 = 4k$$

#a. No. of cells in memory = 32M (32 Mega) =
$$2^5 * 2^0 = 2^{25}$$
 add. Size = _____ bits

Ans = 25 bits

Each cell has a capacity for data to be stoned. 1 byte = 8-bits capacity => 2 bytes = 16-bits 4 bytes = 32-bits 8 bytes = 64 bits 16 bytes = 128 bits

€ byte addressable memory word addressable memory




Topic: Memory Types



- 1. Byte Addressable => each cell of memory has 1 byte Capacity
- 2. Word Addressable => -11 1 word 11

addresses



Byte Addressable



[NAT]



- #Q. A CPU has 4 bytes instructions. A program (Instructions I_1 to I_{200}) starts at address 200 (in decimal). Find the address of following instructions:
 - 1. I₁
 - I₅
 - 3. I₁₂₀





#Q. A CPU has 4 bytes instructions. A program (Instructions I_1 to I_{200}) starts at address 500 (in decimal). What should be the PC value when instruction I_6 will be executing in CPU?





#Q. A CPU has 4 bytes instructions. A program (Instructions I_1 to I_{200}) starts at address 500 (in decimal). What should be the PC value when instruction i will be executing in CPU?



Topic: Architecture Type (Based on Size of Input)





Topic: Micro Operation



- The operations executed on values stored in registers
- Symbolic Notation to describe the micro-ops: Register Transfer Language (RTL)



Topic: Micro Operation



- Register Transfer:
- Comma:
- Memory Transfer:



2 mins Summary





t. me/Vishvadeepsir

Topic Memory Addressing

Topic Memory Access

Topic Architecture Type (Based on Size of Input)





Happy Learning THANK - YOU