CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

CPU & Control Unit


Lecture No.- 01



Recap of Previous Lecture








Topics to be Covered







store => CPU to mem. data transfer



- 1. CPU Cycle
- 2. CPU Clock rate
- 3. CPI
- 4. Execution Time = CPI * cycle Time

=> n * cPI * cycle time

	Bits on bytes	Time
K	10 2	103
M	20	106
G	30 2	9

Millisecond (ms) 10⁻³ Sec.

Microsecond (ns) 10⁻⁶ Sec.

Nanosecond (ns) =) 10⁻⁹ Sec.

$$\frac{501}{\text{cycle time}} = \frac{1}{2GH3}$$

$$= \frac{1}{2*10}$$

$$= \frac{1}{2} \text{ nsec}$$

$$\frac{1}{KHz} = mSec =) \frac{1}{mSec} = \frac{1}{KHz}$$

= 0.2 nsec

= 0.0002 Usec

= 20 Use c

= 20000 nsec

= 0.2 GHZ = 200 MHZ

= 20000

= 0.02 6/13


Topic: MIPS MIPS Million Insths Per Second



no of instrict executed by a CPU in one second (in million)

in t seconds no. of inst^{ns} executed = n

in 1 - ||






Consider computing the overall CPI for a machine A for which the following performance measures were recorded when executing a set of benchmark programs. Assume that the clock rate of the CPU is 200 MHz

Instruction Category	Number of Instructions	No. of cycles per Instruction	Total cycles
ALU	48	1	48*1=48
Load & Store	10	3	10*3=30
Branch	39	4	39*4 = 156
Other	3	5	3*5 = 15
	Total = 100		249

$$MIPS = \frac{200 MHz}{2.49 * 10^6} = 80.32 MIPS$$





#Q. Consider two processors P1 and P2 executing the same instruction set. Assume that under identical conditions, for the same input, a program running on P2 takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P1. If the clock frequency of P1 is 1GHz, then the clock frequency of P2 (in GHz) is _____?

	PI	1 92	
execution time	t1	t2 = 0.75 t1	
cPI	<u>د1</u>	cz = 1.2 C1	
freg. (clock rate)	f1=19Hz	f2 = ?	
no. of instas	nı	M2	

n no. of inst^{hs} execution time = n* CPI

$$n_1 = n_2$$

$$\frac{t_1 * f_1}{CPI_1} = \frac{t_2 * f_2}{CPI_2}$$

$$\frac{t_1 * 16H_3}{G_1} = \frac{0.75 t_1 * f_2}{1.2 G_1}$$

$$\int_{2} = \frac{1.2}{0.75} * 19 \text{ Mz} = 1.6 \text{ GHz}$$






Input operands

function function code

Control

Unit


Result



multiplexers

Collection of functional units such as arithmetic logic units or multipliers

& Perform data processing operations



operation => R1 = R2 + R3

micro operations:

5 ← R2

T < R3

AC <-- S+ T

R1 - AC

operation:-Instⁿ fetch

AR <-- PC

 $DR \leftarrow M[AR]$

IR CDR, PC -PC+1

ex: Assume all mom. access, operations take 4 CPU Cycles, and remaining all take 1 CPU Cycles.

no of CPU cycles for

$$\frac{RI \leftarrow R2 + R3}{4 \text{ cycles}}$$



Topic: Control Unit



It generates control signals and sends them to different-different

components of computer.

The components perform their respective operations accordingly.

To perform micro operatn:

S <-- R2

control signals => R2out, Sin

 $T \leftarrow R3$

-11 - > R3 out, Tin

AC <-- S+T

-11 => Sout, Tout, ALV addition, ACIN

RI <- AC

-11 - ACout, RIIn

AR \leftarrow PC \Rightarrow PCout, ARIN

DR \leftarrow M[AR] AROUT, MemoryRead, DRIN

IR \leftarrow DR, PC \leftarrow PC+1 DRout, IRIN, PCINCE

.



Topic: Hardwired Control Unit



Control logic is implemented with Gates, flip-flops, decoders and other digital circuits.


Advantage: Can be optimized to produce a faster mode of operation.

Disadvantage: Rearranging the wires among various components is difficult.



Topic: Hardwired Control Unit





[MCQ]



#Q. A hardwired CPU uses 10 control signals S1 to S10, in various time steps T1 to T5, to implement 4 instructions 11 to 14 as shown below:

	T1	T2	Т3	T4	T5
I1	S1, S3, S5	S2, S4, S6	S1, S7	S10	S3, S8
12	S1, S3, S5	S8, S9, S10	S5, S6, S7	S10	S1, S3
I3	S1, S3, S5	S7, S8, S10	S2, S6, S9	S10	S1, S3
I4	S1, S3, S5	S2, S6, S7	S5, S10	S6, S9	S10

Which of the following pairs of expressions represent the circuit for generating control signals S5 and S10 respectively?





2 mins Summary



Topic CPU

Topic CPI & MIPS

Topic Datapath

Topic Control Unit

Topic Hardwired Control Unit





Happy Learning

THANK - YOU