



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 05

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

✓ Effective Address

Comp. \Rightarrow add. of operand

Branch \Rightarrow Target add.

Topic

✓ Branch Instruction

Topic

✓ Instruction Cycle

Topic

✓ Fetch Cycle & Execution Cycle

Topic

✓ Addressing Modes

Topics to be Covered



Topic


Addressing Modes

Topic

Types of Addressing Modes




Topic : Instruction Cycle





Topic : Addressing Modes

- It specifies how and from where the operands are obtained for an instruction





Topic : Implied Mode

The opcode definition itself defines the operand

Opcode	Mode	Address
--------	------	--------------------

operation
+
operand


ex:- opcode \Rightarrow INCREMENT Accumulator
(INCA)




Topic : Immediate Mode

→ This mode is used to initialize Reg^s with constant value or to use constants in inst^{ns}.

The address field of instruction specifies the operand value



ex:-



$$R1 \leftarrow R1 + \underline{15}$$



Topic : Direct Mode

absolute

The address field of instruction specifies the effective address



Direct



Memory



Topic : Indirect Mode

→ It is used to implement pointers

add. of

The address field of instruction specifies the effective address


Opcode	Mode	Address
--------	------	---------



Time to get operand
= 2 * Mem. access
time

In C-program:-

operation on $*p$



```
int x = 5;  
int *p;  
p = &x;
```



Topic : Register Mode

Reg. - Direct Mode



The address field of instruction specifies a register which holds operand



operand
Register




Topic : Register Indirect Mode

→ It is used to shorten instth length.


effective add.

The address field of instruction specifies a register which holds operand




Direct mode

Time to obtain operand
= 1 mem. access time



Reg. Indirect mode



$(x + y + 7) \text{ bits}$

Time to obtain operand = 1 Reg. Access time + 1 mem. access time

ex:- Assume a Computer
RAM = 8 GB

$$= 8 \text{ G} \times 1 \text{ B}$$

$$\text{mem. add.} = 33 \text{ bits}$$


$$\text{GPR}^S = 128$$

$$\text{Reg. in inst}^n = 7\text{-bits}$$



Topic : Autoincrement/Autodecrement Mode

Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.



for micro-processor designs:- (default)

Auto inc. mode \Rightarrow Post increment

Auto dec. mode \Rightarrow Pre decrement

Amount of increment or decrement depends on size of data
value accessed.




Topic : Indexed Mode

used to access an element of array

Index-Reg. Mode

Address part of instruction (base address) is added to index register value to get the effective address



Additⁿ required to get E.A.,
and then mem. access required to get operand.

ex:-

array in mem.

char A[5];

300	A[0]	0	} Size 5 array
301	A[1]	1	
302	A[2]	2	
303	A[3]	3	
304	A[4]	4	

x = A[4];

$$\begin{aligned}\text{add. of } A[3] &= 300 + 1 * 3 \\ &= 300 + 3 \\ &= 303\end{aligned}$$

(A + 3) in ^C programming

$$\text{add. of } A[i] \Rightarrow A + i * \text{size}$$

base add. \downarrow

i \downarrow index of element

size \downarrow size of each element in instⁿ

\rightarrow index value of addressing mode

E. A.
(add. of an element
of array)

$$= \text{Base address} + \text{index value}$$

from add. part of instⁿ from index Reg.


formula to get effective add. in Indexed mode:-

$E.A. = \text{Address part of inst}^n + \text{Index Register value}$

Implementation of Indexed mode

Index Reg. is a special purpose Reg.

There is no any special purpose Index Reg.



⇓
it specifies a GPR, which is going to be used as index Reg.



Topic : PC-Relative Mode

or (Position Independent Mode)

↳ This mode is used for branch type of inst^{ns}


Address part of instruction (offset) is added to PC register value to get the effective address



Relative add. to skip (offset)



$$E.A. = \text{Add. part of inst}^n + \text{PC value}$$



Memory

intra-segment jumping


Assuming instⁿ I2 is executing in CPU

PC = 204

CPU decodes I2 as branch instⁿ,
& assuming target of I2 is I6 instⁿ

3 inst^{ns} (I3 to I5) to be skipped,
which are stored on 6 addresses.

$$\begin{aligned} \text{Target add.} &= 204 + 6 \\ &= 210 \end{aligned}$$



	offset
for forward jump	+ve
for back jump	-ve



→ It is used inter-segment branching


effective address offset



$\oplus \rightarrow E.A.$

Base add.

Base Register

$$E.A. = \text{Add. part of inst}^n + \text{Base Reg. value}$$




Topic : Example

Memory	
200	<i>Opcode</i> Mode
201	Address = 500
202	Next Instruction
399	450
400	700
500	800
600	900
702	-----
800	300

PC = 200

R500 = 400

XR = 100

AC

Mode	Effective Address	Operan d
1. Immediate Mode		
2. Direct Mode		
3. Indirect Mode		
4. Register Mode		
5. Register Indirect Mode		
6. Autodecrement Mode		
7. Indexed Mode		
8. PC- Relative Mode		

#Q. An instruction is stored at Location 300 with its address field at location 301. The address field has the value 400. A processor register contains the number 150. Evaluate the effective address, if addressing mode is:

A

Direct

B

Immediate

C

Relative

D

Register Indirect

#Q. In case the code is position independent, the most suitable addressing mode is

A

Direct mode

B

Indirect mode

C

Relative mode

D

Indexed mode

#Q. The addressing mode that permits relocation, without any change whatsoever in the code, is

A Indirect addressing

B Base register addressing

C Indexed addressing

D PC relative addressing

- #Q. A relative branch mode type instruction is stored in memory at address 300. The branch is made to an address 450.
1. What should be the value of relative address field of the instruction?
 2. Determine the value of PC before instruction fetch, after the fetch and after execution phase?

#Q. Consider a hypothetical processor with an instruction of type LW R1, 20(R2); which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for operand in memory?

A

Immediate Addressing

B

Register Addressing

C

Register indirect scaled addressing

D

Base indexed addressing

#Q. Consider a three word machine instruction

ADD A[R0], @B

The first operand (destination) “A[R0]” uses indexed addressing mode with R0 as the index register. The second operand (Source) “@B” uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is_____.



2 mins Summary



Topic

Addressing Modes ✓

Topic

Types of Addressing Modes ✓



Happy Learning

THANK - YOU