# CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

**Cache Organization** 




Lecture No.- 09

# **Recap of Previous Lecture**







# **Topics to be Covered**










# Topic: Checking Hit/Miss in Direct Mapping




mm add.





# Topic: Checking Hit/Miss in Direct Mapping







# **Topic: Hardware Implementation in Direct Mapping**



Blocks in cache = 4


Block size = 16 bytes

Main memory address = 8-bits



# **Topic: Hardware Implementation in Direct Mapping**








# **Topic: Hardware Implementation in Direct Mapping**





no of Mux needed for tog selection = no of bits in tag

size of \_\_\_\_\_ 11 \_\_\_\_ = No of blocks in Cache: 1

No. of Comparators = 1

size of comparator = tog bits comparator

Direct mapped Cache

cm size = 128 B

slock = 16 B

mm = 16 bits

no. of blocks in Cache = 
$$\frac{128B}{16B} = \frac{27}{24} = 2^3 = 8$$

H/w:-



# **Topic: Hit Latency in Direct Mapping**




Time taken by Cache to check hit or miss



# Topic: Checking Hit/Miss in Set Associative Mapping



Tag	Set	Byte
lag	Jet	Dyte








# Topic: Checking Hit/Miss in Set Associative Mapping







# **Topic: Hardware Implementation in Set Associative Mapping**








# **Topic: Hardware Implementation in Set Associative Mapping**








# **Topic: Hardware Implementation in Set Associative Mapping**





for k-way set ass cache:
No. of MUX needed for tog selection = k \* no. of tag bits = No. of sets in cache: 1 No. of comparators = k size of comparators = tay bits comparator No of or gate = 1 Size of OR gate = k input OR gate




# **Topic: Hit Latency in Set Associative Mapping**





# Topic: Checking Hit/Miss in Fully Associative Mapping







# Topic: Hit Latency in Fully Associative Mapping



No. of comparators = No. of blocks in cm

size of comparators = tog bit comparator

No. of OR gates = 1


No. of inputs in or gate = no. of blocks in cache

Hit (atency = Comparator delay + OR gate delay

#### [NAT]

Pw

#Q. Cache Size = 128KB
Block size = 32 bytes
Main memory address = 29-bits
4-way set associative cache



- 1. Tag size?
- 2. Tag Directory size? 2 \* 14 6 ts
- 3. Comparator required? 4, 14-bit comparators needed
- 4. MUX required?=14\*4=56
  56 MUX of size 1024:1

$$= \frac{128 \text{ kB}}{32 \text{ B}} = \frac{17}{2^{5}}$$
eded
$$= \frac{128 \text{ kB}}{32 \text{ B}} = \frac{2}{2^{5}}$$

Assume:  $\frac{\text{Assume:}}{\text{k-bits comparator has delay }} \frac{k}{2} \text{ ns}$ 

for 
$$16-b^{2}ts$$
 comparator delay =  $2 = \frac{16}{2} = 8hs$   
 $9-b^{2}ts - 11 - 2 = 2 = 9 = 4.5hs$ 



#Q. Consider two cache organizations. First one is 32 KB 2-way set associative with 32-bytes block size, the second is of same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has latency of  $\frac{k}{10}$ ns. The hit latency of the set associative organization is  $h_1$  while that of direct mapped is  $h_2$ .

The value of h<sub>1</sub> is:

A /2.4 ns


- **B** 2.3 ns
- 1.8 ns

**D** 1.7 ns

no of blocks in cache = 
$$\frac{32kB}{32B} = 1k = 2^{10}$$


no of sets in cache = 
$$\frac{2^{10}}{2} = 2^9$$

cm size = 32kB 2-way block = 32B



$$h_1 = 0 + \frac{18}{10} + 0.6$$
$$= 2.4 \, \text{ns}$$

 $cm = 32kB = 2^{15}B$ direct mapped block = 32B



### [MCQ]



#Q. Consider two cache organizations. First one is 32 KB 2-way set associative with 32-bytes block size, the second is of same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has latency of  $\frac{k}{10}$ ns. The hit latency of the set associative organization is  $h_1$  while that of direct mapped is  $h_2$ . The value of  $h_2$  is:

A

2.4 ns

$$h_2 = 0 + \frac{17}{10} = 1.7 \text{ ns}$$

В

2.3 ns

C

1.8 ns

D

**/**1.7 ns



# **Topic: Questions on Cache and Array**



- Cache Size = 16 bytes
- Block size = 4 bytes
- Array in main memory int A[10], each element is 2 bytes




### **Topic: Questions on Cache and Array**



- Cache Size = 16 bytes ← lineal mapped
- Block size = 4 bytes
- Array in main memory int A[10], each element is 2 bytes

array size = 
$$10 * 2 = 20B$$
  $\frac{20B}{4B} = \frac{5}{6}b$  blocks heeded no. of blocks in cache =  $\frac{16B}{4B} = 4$ 



second access first access A(O) -> Miss (. miss teit ACID - rut S Hit A[2] -> Miss A[3] -> Kit Hit A(4) -> miss Hit Hit ACS) - rul ACG) -> miss rit A[7] -> Kit Kit miss AC8] -> miss rit ACOJ -> Hit

	Hich	M:55
1 line access	5	S
2nd time -11-	8	2
3rd — 11 —	8	2
Total	21	9

Hit ratio = 
$$\frac{21}{30} = 0.7$$
 Miss ratio =  $\frac{9}{30} = 0.3$ 



# 2 mins Summary



Topic Hardware Implementation of Mappings

Topic Hit Latency

Topic Mux & Comparators in Cache

Topic Array Access with Cache





# Happy Learning

THANK - YOU