

CS & IT ENGINEERING



COMPUTER ORGANIZATION AND ARCHITECTURE

Pipeline Processing

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Pipeline Processing

Topic

Pipeline Cycle Time

Topic

Speed Up

Topics to be Covered

$$\frac{n \times t_n}{(k+n-1) t_p}$$



Topic

Pipeline Throughput

Topic

Latency

Topic

Instruction Pipeline



#Q. The time delay of the four segments in pipeline are as shown follows:

$$t_1 = 50 \text{ ns}, t_2 = 30 \text{ ns}, t_3 = 95 \text{ ns}, \text{ and } t_4 = 45 \text{ ns}.$$

The interface registers delay time $t_r = 5 \text{ ns}$.

How long would it take to process 100 tasks in the pipeline?

$$t_p = 95 + 5 = 100 \text{ ns}$$

$$n = 100$$

$$k = 4$$

$$\begin{aligned} \text{time} &= (4 + 100 - 1) \cdot 100 \\ &= 10300 \text{ ns} \end{aligned}$$

#Q. How can we reduce the total time about the one-half of the time calculated in above question?

seg 3 with delay is decomposed into 2 segments with delays
50ns, 45ns

$$t_1 = 50ns$$

$$t_2 = 30ns$$

$$t_{31} = 50ns$$

$$t_{32} = 45ns$$

$$t_4 = 45ns$$

$$k = 5$$

$$t_p = 50 + 5 = 55ns$$

$$n = 100$$

pipeline time

$$= (5 + 100 - 1) 55$$

$$= 5720 ns$$

Learning:-

If seg. delays are almost equal then pipeline performs better.

Questⁿ) There are 2 pipelines

old
5 segments with delay

$$\begin{aligned} S_1 &\Rightarrow 5 \text{ ns} \\ S_2 &\Rightarrow 12 \text{ ns} \\ S_3 &\Rightarrow 9 \text{ ns} \\ S_4 &\Rightarrow 20 \text{ ns} \\ S_5 &\Rightarrow 8 \text{ ns} \end{aligned}$$

new
54 divided into 2
segments with delays
13 ns, 7 ns.

1. Speed up of new pipeline as compared to old, for 50 inputs in ideal condition
2. _____

old	new
$k = 5$	$k = 6$
$t_p = 20 \text{ ns}$	$t_p = 13 \text{ ns}$
$n = 50$	$n = 50$
time $= (5 + 50 - 1) 20$ $= 1080 \text{ ns}$	time $= (6 + 50 - 1) 13$ $= 715 \text{ ns}$
1. speed up $= \frac{1080}{715} = 1.51$	

$$2. S = \frac{(k+n-1) t_{p \text{ old}}}{(k+n-1) t_{p \text{ new}}}$$

$$= \frac{20}{13}$$

$$= 1.54$$

#Q. Consider a non-pipelined processor with a clock rate of 4 gigahertz and average cycles per instruction of 5. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 3 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is _____.

Non-pipeline

$$\text{cycle time} = \frac{1}{4\text{GHz}} = 0.25\text{ns}$$

$$t_n = 5 * 0.25\text{ns} = 1.25\text{ns}$$

Pipeline

$$k = 5$$

$$\text{pipeline cycle time} = \frac{1}{3\text{GHz}} = 0.33\text{ns}$$

(t_p)

$$S = \frac{t_n}{t_p} = \frac{1.25}{0.33} = 3.75$$

How to calculate t_p :-

1. Given in Questⁿ

2. Max of seg. delays

3. Max of seg. delays + Reg./Buffer delay

4. $\frac{1}{\text{clock rate}}$

How to calculate t_n :-

1. Given in Questⁿ

2. Sum of all segment delays

3. $CPI * \frac{1}{\text{clock rate}}$



Topic : Latency and Throughput

↓

$$\text{pipeline} = t_p$$

$$\text{non-pipeline} = t_n$$

Latency :-

After how much time a new input is given to system

→ no. of operations performed per unit time

in time $(k+n-1)t_p$, no. of operations = n

in time 1 ————

Throughput →

$$= \frac{n}{(k+n-1)t_p}$$

$$\text{Throughput}_{(\text{ideal})} = \frac{1}{t_p}$$

[NAT]



$$t_p = 126 + 5 = 131 \text{ ns}$$

$$t_n = 120 + 126 + 121 + 110 + 118 + 120 = 715 \text{ ns}$$

#Q. Consider 6 segment pipeline with segment delay of segments as 120ns, 126ns, 121ns, 110ns, 118ns and 120ns respectively. The intermediate buffer delay is 5ns.

Consider that the system is used for performing 100 tasks.

1. What is the latency of non-pipeline system $= 715 \text{ ns}$
2. What is the latency of pipeline system $= 131 \text{ ns}$
3. What is the throughput of pipeline system $= \frac{100}{(6+100-1)131 \text{ ns}} = \frac{100}{105 * 131 * 10^{-9} \text{ s}}$
4. What is the throughput of pipeline system in ideal case
 $\hookrightarrow = \frac{1}{131 * 10^{-9} \text{ sec}} = 7.63 * 10^6 \text{ per sec}$
 $\approx 7 * 10^6 / \text{sec}$

[NAT]



$$\text{Ans} = 33.33\%$$

#Q. The stage delays in a ~~5~~⁴-stage pipeline are 60ns, 50ns, 55ns and 80ns. The last stage (with delay 80ns) is replaced with a functionally equivalent design involving two stages with respective delays 60ns and 35ns. The throughput increase of the pipeline is _____ percent?

$$k = 4$$

$$60, 50, 55, 80$$

$$t_p = 80$$

$$\text{throughput} = \frac{1}{80}$$

$$k = 5$$

$$60, 50, 55, 60, 35$$

$$t_p = 60$$

$$\text{throughput} = \frac{1}{60}$$

% of throughput increase

$$= \frac{\frac{1}{60} - \frac{1}{80}}{\frac{1}{80}} * 100\%$$

$$= 33.33\%$$

#Q. Consider a 6-stage pipeline with delays 2, 4, 3, 5, 3 and 4 ~~cycles~~^{ns}. This pipeline is upgraded to a new 8-segment pipeline in which each segment delay is 2 ~~cycle~~^{ns}.

1. How much time is saved using new pipeline over old one for 100 tasks?
 2. What is the speed up of new pipeline as compared to old pipeline for 100 tasks?
3. Ideal speed up

old	new
$k = 6$ $t_p = \max(2, 4, 3, 5, 3, 4)$ $= 5 \text{ ns}$ $n = 100$	$k = 8$ $t_p = \max(2, 2, 2, 2, 2, 2, 2, 2)$ $= 2 \text{ ns}$ $n = 100$

$$\begin{array}{c} \text{old} \\ \hline \text{time} = (6 + 100 - 1) 5 \text{ ns} \\ = 525 \text{ ns} \end{array}$$

$$\begin{array}{c} \text{new} \\ \hline \text{time} = (8 + 100 - 1) 2 \\ = 214 \text{ ns} \end{array}$$

1. Time saved = $525 - 214 = 311 \text{ ns}$

2. Speed up = $\frac{525}{214} = 2.45$

3. $S_{\text{ideal}} = \frac{5}{2} = 2.5$

ex:-
Assume a 5 stage pipeline

delays:-

5 ns

4 ns

6 ns

5 ns

4 ns

$$\Rightarrow t_p = \max(5, 4, 6, 5, 4) + 1 = 7 \text{ ns}$$

$$t_n = 5 + 4 + 6 + 5 + 4 \\ = 24 \text{ ns}$$

Buffer $\Rightarrow 1 \text{ ns}$

for 1 operatⁿ pipeline time $= (k + 1 - 1)t_p = k * t_p$

$$= 5 * 7$$

$$= 35 \text{ ns}$$

Note:-

$$k * t_p \geq t_n$$

when all segments take equal delay and there is no any
buffer or register delay then

$$t_n = k * t_p$$

→ all segments are perfectly
balanced



Topic : Instruction Pipeline



If pipeline processing is implemented on Instruction Cycle



Topic : Instruction Pipeline

Example:-

- IF: Instruction Fetch
- ID: Instruction Decode & Address Calculation
- OF: Operand Fetch
- EX: Execution
- WB: Write Back



2 mins Summary



Topic

Pipeline Throughput

Topic

Latency

Topic

Instruction Pipeline



Happy Learning

THANK - YOU