

## **PRACTICE PROBLEMS WITH SOLUTION BASED ON PIPELINING**

### **Problem-01:**

Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 10 ns. Calculate-

1. Pipeline cycle time
2. Non-pipeline execution time
3. Speed up ratio
4. Pipeline time for 1000 tasks
5. Sequential time for 1000 tasks
6. Throughput

### **Solution-**

Given-

- Four stage pipeline is used
- Delay of stages = 60, 50, 90 and 80 ns
- Latch delay or delay due to each register = 10 ns

### **Part-01: Pipeline Cycle Time-**

Cycle time

= Maximum delay due to any stage + Delay due to its register

=  $\text{Max} \{ 60, 50, 90, 80 \} + 10 \text{ ns}$

= 90 ns + 10 ns

= 100 ns

### **Part-02: Non-Pipeline Execution Time-**

Non-pipeline execution time for one instruction

= 60 ns + 50 ns + 90 ns + 80 ns

= 280 ns

### **Part-03: Speed Up Ratio-**

Speed up

= Non-pipeline execution time / Pipeline execution time

= 280 ns / Cycle time

= 280 ns / 100 ns

= 2.8

#### **Part-04: Pipeline Time For 1000 Tasks-**

Pipeline time for 1000 tasks

= Time taken for 1st task + Time taken for remaining 999 tasks

= 1 x 4 clock cycles + 999 x 1 clock cycle

= 4 x cycle time + 999 x cycle time

= 4 x 100 ns + 999 x 100 ns

= 400 ns + 99900 ns

= 100300 ns

#### **Part-05: Sequential Time For 1000 Tasks-**

Non-pipeline time for 1000 tasks

= 1000 x Time taken for one task

= 1000 x 280 ns

= 280000 ns

#### **Part-06: Throughput-**

Throughput for pipelined execution

= Number of instructions executed per unit time

= 1000 tasks / 100300 ns

#### **Problem-02:**

A four stage pipeline has the stage delays as 150, 120, 160 and 140 ns respectively. Registers are used between the stages and have a delay of 5 ns each. Assuming constant clocking rate, the total time taken to process 1000 data items on the pipeline will be-

1. 120.4 microseconds
2. 160.5 microseconds
3. 165.5 microseconds
4. 590.0 microseconds

#### **Solution-**

Given-

- Four stage pipeline is used
- Delay of stages = 150, 120, 160 and 140 ns
- Delay due to each register = 5 ns
- 1000 data items or instructions are processed

### **Cycle Time-**

Cycle time

= Maximum delay due to any stage + Delay due to its register

=  $\text{Max} \{ 150, 120, 160, 140 \} + 5 \text{ ns}$

=  $160 \text{ ns} + 5 \text{ ns}$

=  $165 \text{ ns}$

### **Pipeline Time To Process 1000 Data Items-**

Pipeline time to process 1000 data items

= Time taken for 1st data item + Time taken for remaining 999 data items

=  $1 \times 4 \text{ clock cycles} + 999 \times 1 \text{ clock cycle}$

=  $4 \times \text{cycle time} + 999 \times \text{cycle time}$

=  $4 \times 165 \text{ ns} + 999 \times 165 \text{ ns}$

=  $660 \text{ ns} + 164835 \text{ ns}$

=  $165495 \text{ ns}$

=  $165.5 \mu\text{s}$

Thus, Option (C) is correct.

### **Problem-03:**

Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of 4. The same processor is upgraded to a pipelined processor with five stages but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume there are no stalls in the pipeline. The speed up achieved in this pipelined processor is-

1. 3.2
2. 3.0
3. 2.2
4. 2.0

### **Solution-**

#### **Cycle Time in Non-Pipelined Processor-**

Frequency of the clock = 2.5 gigahertz

Cycle time

=  $1 / \text{frequency}$

=  $1 / (2.5 \text{ gigahertz})$

=  $1 / (2.5 \times 10^9 \text{ hertz})$

= 0.4 ns

### **Non-Pipeline Execution Time-**

Non-pipeline execution time to process 1 instruction

= Number of clock cycles taken to execute one instruction

= 4 clock cycles

=  $4 \times 0.4 \text{ ns}$

= 1.6 ns

### **Cycle Time in Pipelined Processor-**

Frequency of the clock = 2 gigahertz

Cycle time

=  $1 / \text{frequency}$

=  $1 / (2 \text{ gigahertz})$

=  $1 / (2 \times 10^9 \text{ hertz})$

= 0.5 ns

### **Pipeline Execution Time-**

Since there are no stalls in the pipeline, so ideally one instruction is executed per clock cycle.  
So,

Pipeline execution time

= 1 clock cycle

= 0.5 ns

### **Speed Up-**

Speed up

= Non-pipeline execution time / Pipeline execution time

= 1.6 ns / 0.5 ns

= 3.2

Thus, Option (A) is correct.

**Problem-04:**

The stage delays in a 4 stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds.

The throughput increase of the pipeline is \_\_\_\_%.

**Solution-**

**Execution Time in 4 Stage Pipeline-**

Cycle time

= Maximum delay due to any stage + Delay due to its register

= Max { 800, 500, 400, 300 } + 0

= 800 picoseconds

Thus, Execution time in 4 stage pipeline = 1 clock cycle = 800 picoseconds.

**Throughput in 4 Stage Pipeline-**

Throughput

= Number of instructions executed per unit time

= 1 instruction / 800 picoseconds

**Execution Time in 2 Stage Pipeline-**

Cycle time

= Maximum delay due to any stage + Delay due to its register

= Max { 600, 350 } + 0

= 600 picoseconds

Thus, Execution time in 2 stage pipeline = 1 clock cycle = 600 picoseconds.

### **Throughput in 2 Stage Pipeline-**

Throughput

= Number of instructions executed per unit time

= 1 instruction / 600 picoseconds

### **Throughput Increase-**

Throughput increase

= { (Final throughput – Initial throughput) / Initial throughput } x 100

= { (1 / 600 – 1 / 800) / (1 / 800) } x 100

= { (800 / 600) – 1 } x 100

= (1.33 – 1) x 100

= 0.3333 x 100

= 33.33 %

### **Problem-05:**

We have 2 designs D1 and D2 for a synchronous pipeline processor. D1 has 5 stage pipeline with execution time of 3 ns, 2 ns, 4 ns, 2 ns and 3 ns. While the design D2 has 8 pipeline stages each with 2 ns execution time. How much time can be saved using design D2 over design D1 for executing 100 instructions?

1. 214 ns
2. 202 ns
3. 86 ns
4. 200 ns

### **Solution-**

#### **Cycle Time in Design D1-**

Cycle time

= Maximum delay due to any stage + Delay due to its register

=  $\text{Max} \{ 3, 2, 4, 2, 3 \} + 0$

= 4 ns

### **Execution Time For 100 Instructions in Design D1-**

Execution time for 100 instructions

= Time taken for 1st instruction + Time taken for remaining 99 instructions

=  $1 \times 5 \text{ clock cycles} + 99 \times 1 \text{ clock cycle}$

=  $5 \times \text{cycle time} + 99 \times \text{cycle time}$

=  $5 \times 4 \text{ ns} + 99 \times 4 \text{ ns}$

=  $20 \text{ ns} + 396 \text{ ns}$

= 416 ns

### **Cycle Time in Design D2-**

Cycle time

= Delay due to a stage + Delay due to its register

=  $2 \text{ ns} + 0$

= 2 ns

### **Execution Time For 100 Instructions in Design D2-**

Execution time for 100 instructions

= Time taken for 1st instruction + Time taken for remaining 99 instructions

=  $1 \times 8 \text{ clock cycles} + 99 \times 1 \text{ clock cycle}$

=  $8 \times \text{cycle time} + 99 \times \text{cycle time}$

=  $8 \times 2 \text{ ns} + 99 \times 2 \text{ ns}$

=  $16 \text{ ns} + 198 \text{ ns}$

= 214 ns

**Time Saved-**

Time saved

= Execution time in design D1 – Execution time in design D2

= 416 ns – 214 ns

= 202 ns

Thus, Option (B) is correct.