


Integration of SERV Core in Chipyard

Progress Presentation


Presented By: Ayesha Qazi
Humail Nawaz

Project Supervisor: Engr. Mehmoona Gul
Co-Supervisor: Dr. Aneesullah



SERV TILE

Servile: Convenience Wrapper



servile_mux

Wishbone address-based multiplexer
that routes CPU Wishbone requests to either memory or external peripherals. Distinguishes transactions by checking the top two bits of the address (**i_wb_cpu_addr[31:30]**) and routes accordingly, enabling **separation of address regions** for internal memory vs. external devices.

Routes Transactions to:

wb_mem_*
wb_ext_*

servile_arbiter

Wishbone bus arbiter that merges SERV's instruction bus (**ibus**) and data bus (**dbus**) into a single Wishbone master interface. Handles arbitration by prioritizing instruction bus when active, otherwise allows data bus transactions. Critical for enabling both code fetch and data access over a **shared Wishbone memory bus**.

serv_top


Central compute engine of the wrapper system, generating bus transactions that must be arbitrated and routed via the arbiter and mux. Highly parameterizable however does not expose standard Wishbone signals.

serv_rf_ram_if


Provides a simple read/write interface between the SERV CPU's register file and an external SRAM or memory block.


Handles partial-width operations, pipelining, and address packing for CSR + GPR registers in a unified RAM.

SERVILLE



Serving SoClet







AXI-TO-WISHBONE
BRIDGE

SERV SIDE (SERVING SOCLET)


SoClet Connected to Bridge




AXI-to-Wishbone Bridge



Modification for 32-bit System



Writing Hex to Serving RAM – via FuseSoC




```
shahid@shahid-virtual-machine: ~/fusesoc_work/serving-core$ fusesoc run --target=sim_hello --tool=icarus serving --timeout=40000000
WARNING: Replacing ::serving:1.1.0 in /home/shahid/fusesoc_work/serving-core with the version found in /home/shahid/fusesoc_work/serving-core/serv
INFO: Preparing ::serv:1.1.0
INFO: Preparing ::vlog_tb_utils:1.1-r1
INFO: Preparing ::serving:1.1.0
INFO: Setting up project
INFO: Building
INFO: Running
vvp -n -M. -l icarus.log serving_1.1.0 -fst +timeout=40000000 +firmware=hextest.hex +uart_baudrate=115200
Starting SERVING RAM Testbench...
FST info: dumpfile dump.vcd opened for output.
Loading firmware file: hextest.hex
Address 0: Data = 0
Address 1: Data = 1
Address 2: Data = 11
Address 3: Data = 22
Address 4: Data = ec
Address 5: Data = 0
Address 6: Data = 10
Address 7: Data = aa
Address 8: Data = 87
Address 9: Data = 2e
Address 10: Data = 87
Address 11: Data = 23
Address 12: Data = 26
Address 13: Data = f4
Address 14: Data = fe
Address 15: Data = ba
```

The Ubuntu terminal window displays the successful execution of a simulation using **Icarus Verilog** through the **FuseSoC** flow. The process involves initializing the simulation environment, compiling the **serving.core** file containing instance of the testbench that writes a hexadecimal memory file (.hex) into the **serving_ram** memory module.

Results

The screenshot shows a hex editor interface. The title bar displays "Text Editor" and the current file name "hextest.hex" with the path "~/HEXTTEST". The status bar shows the date and time as "اپریل 11 23:01". The main window shows a list of memory addresses from 00000000 to 0000000F, each followed by its corresponding hex value. The first few lines of data are:

	Address	Value
1	00000000	01 11 22 EC 00 10 AA 87 2E 87 23 26 F4 FE BA 87
2	00000001	3 23 24 F4 FE 03 27 C4 FE 83 27 84 FE B9 9F 81 27
3	00000002	4 3E 85 62 64 05 61 82 80 01 11 06 EC 22 E8 00 10
4	00000003	5 91 45 0D 45 EF F0 DF FC AA 87 23 26 F4 FE 83 27
5	00000004	6 C4 FE 3E 85 E2 60 42 64 05 61 82 80



AXI IP Integration

As the next step, a custom-designed **Adder IP** was instantiated in the top-level module and connected to the **AXI-to-Wishbone bridge**. The Adder IP was implemented with a 64-bit AXI interface and used standard AXI4-Lite signals for read and write operations.


In the top module (`wb_intercon2bridge`) :

The **Adder AXI IP** receives AXI signals such as address, data, valid, ready, and response.


These signals are routed through the **AXI-to-Wishbone bridge**, which converts AXI transactions into equivalent Wishbone protocol signals.

The Wishbone signals are then handled by a **Wishbone interconnect module**, allowing the system to test correct read/write operations via the Adder IP.

In future iterations, the Adder AXI IP will be replaced with a formal AXI Verification IP to enable thorough protocol checking and stress testing under various conditions.




AXI IP connected to Bridge




Serving
WB Interface

AXI2WB Bridge


Master AXI




Address Translation



Bridge Verification





SERV TILE

Integration Flow – (Tentative)

