

32-bit 5-stage pipelined RISC CPU — architecture diagram

Ayza Hania Shaik · Cadence Xcelium + Genus + Innovus · 45nm GPDK045 · May 2026

