
PULPissimo: Datasheet



The PULP team pulp-info@list.ee.ethz.ch

Contents

Ove	iew	7
Men	ory Map	9
CPU	Core	10
-		12
4.1		13
	g ·	13
		13
		13
		14
		15
4.2		16
	0	16
		17
	– –	18
		18
	1.2.5 PADOUT_00_31	18
	4.2.6 INTEN_00_31	19
	1.2.7 INTTYPE_00_15	19
	1.2.8 INTTYPE_16_31	19
	1.2.9 INTSTATUS_00_31	20
	1.2.10 PADCFG 00 07	20
	1.2.11 PADCFG 08 15	20
	1.2.12 PADCFG 16 23	21
		21
		22
		22
		22
	– –	23
		23
	– –	
		$\frac{1}{24}$
	2 21 INTSTATUS 32 63	24
		24
		25
	– –	$\frac{25}{25}$
		26
4.3		$\frac{20}{27}$
1.0		27
	Periph 4.1 H 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Peripherals 4.1 FLL 4.1.1 SoC FLL registers 4.1.2 STATUS 4.1.3 CFG1 4.1.4 CFG2 4.1.5 INTEG 4.2 APB GPIO 4.2.1 APB GPIO Registers 4.2.2 PADDIR_00_31 4.2.3 GPIOEN_00_31 4.2.4 PADIN_00_31 4.2.5 PADOUT_00_31 4.2.6 INTEN_00_31 4.2.7 INTTYPE_00_15 4.2.8 INTTYPE_16_31 4.2.9 INTSTATUS_00_31 4.2.10 PADCFG_00_07 4.2.11 PADCFG_08_15 4.2.12 PADCFG_16_23 4.2.13 PADCFG_24_31 4.2.14 PADIR_32_63 4.2.15 GPIOEN_32_63 4.2.16 PADIN_32_63 4.2.17 PADOUT_32_63 4.2.18 INTEN_32_63 4.2.19 INTSTATUS_32_63 4.2.10 PADCFG_32_63 4.2.11 PADCFG_32_63 4.2.12 INTEN_32_63 4.2.13 INTEN_32_63 4.2.14 PADOUT_32_63 4.2.15 GPIOEN_32_63 4.2.16 PADIN_32_63 4.2.17 PADOUT_32_63 4.2.18 INTEN_32_63 4.2.19 INTSTATUS_32_63 4.2.19 INTSTATUS_32_63 4.2.10 INTTYPE_48_63 4.2.21 INTSTATUS_32_63 4.2.21 INTSTATUS_32_63 4.2.22 PADCFG_32_39 4.2.23 PADCFG_48_55 4.2.24 PADCFG_56_63

	4.3.2	Boot Address
	4.3.3	Fetch Enable
	4.3.4	PAD Mux
	4.3.5	PAD Configuration
	4.3.6	JTAG Register
	4.3.7	Core Status
	4.3.8	FLL Clock Select
4.4		Interrupt Controller
4.4	4.4.1	-
	4.4.2	Interrupt
	4.4.3	Int Ack
	4.4.4	FIFO Content
4.5		vent Generator
	4.5.1	SoC Event Generator Registers
	4.5.2	SW_EVENT
	4.5.3	$FC_MASKX, X = 07$
	4.5.4	$PR MASKX, X = 07 \dots 34$
	4.5.5	$\overline{\text{ERR}X}, X = 07 \dots \dots$
	4.5.6	TIMER LO
	4.5.7	TIMER HI
4.6		Γimer
1.0	4.6.1	APB Timer Registers
	4.6.2	CFG LO
	4.6.3	CFG HI
	4.6.4	_
	-	-
	4.6.5	CNT_HI
	4.6.6	CMP_LO
	4.6.7	CMP_HI
	4.6.8	START_LO
	4.6.9	START_HI
		RESET_LO
	4.6.11	RESET_HI
4.7	APB A	Advanced Timer
	4.7.1	APB Advanced Timer Registers
	4.7.2	T0 CMD
	4.7.3	T0 CONFIG
	4.7.4	TO THRESHOLD
	4.7.5	TO TH CHANNELO
	4.7.6	T0 TH CHANNEL1
	4.7.7	TO TH CHANNEL2
	4.7.8	TO TH CHANNEL3
	4.7.9	T1 CMD
	4.7.10	T1 CONFIG
		-
		T1_THRESHOLD
		T1_TH_CHANNEL0
		T1_TH_CHANNEL1
		T1_TH_CHANNEL2
	4.7.15	T1 TH CHANNEL3

	4 7 10	TO CLUD		_ ^
		T2_CMD		
		T2_CONFIG		
	4.7.18	T2_THRESHOLD		. 51
	4.7.19	T2_TH_CHANNEL0		. 51
	4.7.20	T2_TH_CHANNEL1		. 52
	4.7.21	T2 TH CHANNEL2		. 52
		T2_TH_CHANNEL3		
		T3_CMD		
		T3 CONFIG		
		T3 THRESHOLD		
		T3 TH CHANNELO		
		T3 TH CHANNEL1		
		T3 TH CHANNEL2		
		T3_TH_CHANNEL3		
		CG		
4.8		A Subsystem		
	4.8.1	uDMA Control Registers		
	4.8.2	CTRL_CFG_CG		
	4.8.3	CTRL_CFG_EVENT		. 58
	4.8.4	uDMA UART Registers		. 59
	4.8.5	RX SADDR		. 60
	4.8.6	RX SIZE		. 60
	4.8.7	RX CFG		. 60
	4.8.8	TX SADDR		
	4.8.9	TX SIZE		
		TX CFG		
		STATUS		
		SETUP		
		ERROR		
		IRQ_EN		
		VALID		
		DATA		
		uDMA SPI Command list		
		SPI_CMD_CFG		
		SPI_CMD_SOT		
	4.8.20	SPI_CMD_SEND_CMD		. 66
	4.8.21	SPI_CMD_DUMMY		. 66
	4.8.22	uDMA SPI Registers		. 66
		SPIM CMD SADDR		
		SPIM CMD SIZE		
		SPIM CMD CFG		
		SPIM RX SADDR		
		SPIM_RX_SIZE		
		SPIM RX CFG		
		SPIM_TX_SADDR		
		SPIM_TX_SIZE		
		SPIM_TX_CFG	•	
	4 8 32	I2C uDMA		71

4.8.33	uDMA I2C0 Registers	74
4.8.34	RX_SADDR	74
	RX SIZE	
	RX_CFG	
	TX_SADDR	
	TX_SIZE	
	TX CFG	
	CMD SADDR	
	CMD_SIZE	
	CMD_CFG	
	STATUS	
	SETUP	
	uDMA I2C1 Registers	
1.0.10	RX_SADDR	79
	RX SIZE	
	RX_CFG	
	TX_SADDR	
	TX_SIZE	
	TX CFG	
	CMD_SADDR	
4.0.02	CMD_SADDR	82
	CMD_SIZE	
	-	
	STATUS	
	SETUP	
	uDMA I2S Registers	
	I2S_RX_SADDR	
	I2S_RX_SIZE	
4.8.60	I2S_RX_CFG	85
	I2S_TX_SADDR	
	I2S_TX_SIZE	
	I2S_TX_CFG	
4.8.64	I2S_CLKCFG_SETUP	87
	I2S_SLV_SETUP	
	I2S_MST_SETUP	
	I2S_PDM_SETUP	
	uDMA Camera Interface Registers	
	CAM_RX_SADDR	
	CAM_RX_SIZE	
	CAM_RX_CFG	
	CAM_CFG_GLOB	
	CAM_CFG_LL	
4.8.74	CAM_CFG_UR	92
	CAM_CFG_SIZE	
4.8.76	CAM_CFG_FILTER	93
4.8.77	CAM_VSYNC_POLARITY	93
	uDMA Filter Registers	
4.8.79	REG_TX_CH0_CFG	95
	REG_TX_CH1_CFG	96

5	Debug Module for External Debug Support	99
	4.8.85 REG_STATUS	98
	4.8.84 REG_FILT_CMD	98
	4.8.83 REG_BINCU_CNT	97
	4.8.82 REG_AU_CFG	97
	4.8.81 REG_RX_CH_CFG	96

1 Overview

PULPISSIMO is a 32 bit RI5CY single-core System-on-a-Chip. PULPISSIMO is the second version of the PULPINO system and it can be extended with the multi-core cluster of the PULP project.

Differently from the simpler PULPINO system, PULPISSIMO uses a more complex memory subsystem, an autonoumous I/O subsystem which uses the uDMA, new peripherals (eg the camera interface) and a new SDK.

Figure 1.1 shows a simplified block diagram of the SoC. As for PULPINO, PULPISSIMO can be configured at design time to use either the RISC-V or ZERO-RISCY. The peripherals are connected to the UDMA which transfers the date to the memory subsystem efficiently. The JTAG and the AXI plug have also access to the SoC. The AXI plug can be used to extend the microcontroller with a multi-core cluster or an accelerator. As for PULPINO, the advanced debug unit is used to access to system and core registers, memories and memory-mapped IO via JTAG. A logarithmic interconnect allows to link the core and the UDMA to the memory banks simultaneously.




Figure 1.1: PULPISSIMO Overview.

PULPISSIMO is mainly targeted at RTL simulation and ASICs. The FPGA versions has not yet been implemented.

2 Memory Map

Figure 2.1 shows the default memory-map of PULPISSIMO, whereas Please, consult the uDMA documentation for the peripherals attached to the uDMA memory-map of configuration.




Figure 2.1: PULPISSIMO memory-map.

3 CPU Core

PULPISSIMO supports both the RISC-V and the ZERO-RISCY RI5CY core. The two cores have the same external interfaces and are thus plug-compatible. Figure 3.1 and 3.2 show the two cores architectures.

For debugging purposes, all core registers have been memory mapped which allows to them to be accessed over the logaritmic-interconnect subsystem. The debug unit inside the core handles the request over this bus and reads/sets the core registers and/or halts the core.

The core supports performance counters. Those are mainly used for counting core internal events like stalls, but it is possible to count core-external events as well. For this purpose there is the <code>ext_perf_counters_i</code> port where arbitrary events can be attached. The core then increases its internal performance counter for this event type every time a logic high is seen on this port.




Figure 3.1: RISCY core overview

Take a look at the cores documentation for more details.




Figure 3.2: zero-riscy core overview

4 Peripherals

Most of the peripherals in PULPISSIMO are connected to the uDMA subsystem which efficiently handles all the data-transfers autonoumsly. The uDMA must be programmed by the core via memory-mapped read and write operations to receive commands.

See the UDMA documentation for more details under the UDMA repository.

The GPIO, timers, event unit and event generator, debug and the FLLs are not connected to the uDMA instead but to the APB bus. Following a brief overview about these units is given.

4.1 FLL

PULPISSIMO containts 3 FLLs. One FLL is meant for generating the clock for the peripheral domain, one for the core domain (core, memories, event unit etc) and one is meant for the cluster. The latter is not used.

All the FLLs can be bypassed by writing to the JTAG register before the reset signal is asserted. See Section 4.3 for more details about the bypass register.


4.1.1 SoC FLL registers

Name	Address	Size	Type	Access	Default	Description
STATUS	0x1A100000	32	Status	R	0x00000000	FLL status register
CFG1	0x1A100004	32	Config	R/W	0x00000000	FLL configuration 1 register
CFG2	0x1A100008	32	Config	R/W	0x00000000	FLL configuration 2 register
INTEG	0x1A10000C	32	Config	R/W	0x00000000	FLL integrator configuration
						register.

Table 4.2: SoC FLL register table

4.1.2 STATUS


Address: 0x1A10_0000 Reset Value: 0x0000_0000



Bit 15-0 MF (R) Current DCO multiplication factor value bitfield

4.1.3 CFG1

Address: 0x1A10_0004 Reset Value: 0x0000_0000



Bit 31 CKM (R/W) FLL operation mode configuration bitfield

• 0b0: standalone

• 0b1: normal

Bit 30 CKG (R/W) FLL output clock divider configuration

• 0b0: not gated

• 0b1: gated


Bit 29-26 CKDIV (R/W) FLL output clock divider configuration

Bit 25-16 ICS (R/W) DCO input code in standalone

Bit 15-0 MFN (R/W) Target clock multiplication factor in normal mode

4.1.4 CFG2

Address: 0x1A10_0008 Reset Value: 0x0000_0000



Bit 31 **DITH** (R/W) Dithering activation

Bit 30 CKM (R/W) Open loop when locked

• 0b0: disabled

• 0b1: enabled

Bit 29 CKSEL (R/W) Configuration clock selection in standalone mode

• 0b0: DCO clock

• 0b1: Reference clock

- Bit 27-16 LT (R/W) Lock tolerance configuration. It is the margin around the multiplication factor within which the output clock is considered stable.
- Bit 15-10 SCKL (R/W) Number of stable REFCLK cycles until LOCK assert in normal mode. Uppper 6 bits of LOCK assert counter target in standalone mode.
 - Bit 9-4 UCKL (R/W) Number of unstable REFCLK cycles until LOCK de-assert in normal mode. Lower 6 bits of LOCK assert counter target in standalone mode.
 - Bit 3-0 LG (R/W) FLL loop gain setting

4.1.5 INTEG

Address: 0x1A10_000C Reset Value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
										INT	EG				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FRAC														

Bit 25-16 INTEG (R/W) Integer part of integrator state bitfield. It corresponds to DCO unit bits.

Bit 15-6 FRAC (R/W) Fractional part of integrator state bitfield. It corresponds to dither unit input.

4.2 APB GPIO

4.2.1 APB GPIO Registers


Name	Address	Size	Type	Access	Default	Description
PADDIR_00_31	0x1A101000	32	Config	R/W	0x00000000	GPIO pad direction configuration register.
GPIOEN_00_31	0x1A101004	32	Config	R/W	0x00000000	GPIO enable register.
PADIN_00_31	0x1A101008	32	Config	R	0x00000000	GPIO pad input value register.
PADOUT_00_31	0x1A10100C	32	Config	R/W	0x00000000	GPIO pad output value register.
PADOUTSET_00_31	0x1A101010	32	Config	R/W	0x00000000	GPIO pad output set register.
PADOUTCLR_00_31	0x1A101014	32	Config	R/W	0x00000000	GPIO pad output clear register.
INTEN_00_31	0x1A101018	32	Config	R/W	0x00000000	GPIO pad interrupt enable configuration register.
INTTYPE_00_15	0x1A10101C	32	Config	R/W	0x00000000	GPIO pad interrupt type gpio 0 to 15 register.
INTTYPE_16_31	0x1A101020	32	Config	R/W	0x00000000	GPIO pad interrupt type gpio 16 to 31 register.
INTSTATUS_00_31	0x1A101024	32	Status	R	0x00000000	GPIO pad inter- rupt status regis- ter.
PADCFG_00_07	0x1A101028	32	Config	R/W	0x00000000	GPIO pad pin 0 to 7 configuration register.
PADCFG_08_15	0x1A10102C	32	Config	R/W	0x00000000	GPIO pad pin 8 to 15 configura- tion register.
PADCFG_16_23	0x1A101030	32	Config	R/W	0x00000000	GPIO pad pin 16 to 23 configura- tion register.
PADCFG_24_31	0x1A101034	32	Config	R/W	0x00000000	GPIO pad pin 24 to 31 configura- tion register.
PADDIR_32_63	0x1A101038	32	Config	R/W	0x00000000	GPIO pad direction configuration register.
GPIOEN_32_63	0x1A10103C	32	Config	R/W	0x00000000	GPIO enable register.
PADIN_32_63	0x1A101040	32	Config	R	0x00000000	GPIO pad input value register.
PADOUT_32_63	0x1A101044	32	Config	R/W	0x00000000	GPIO pad output value register.

PADOUTSET_32_63	0x1A101048	32	Config	R/W	0x00000000	GPIO pad output
						set register.
PADOUTCLR_32_63	0x1A10104C	32	Config	R/W	0x00000000	GPIO pad output
						clear register.
INTEN_32_63	0x1A101050	32	Config	R/W	0x00000000	GPIO pad inter-
						rupt enable con-
						figuration register.
INTTYPE_32_47	0x1A101054	32	Config	R/W	0x00000000	GPIO pad inter-
						rupt type gpio 32
						to 47 register.
INTTYPE_48_63	0x1A101058	32	Config	R/W	0x00000000	GPIO pad inter-
						rupt type gpio 48
						to 63 register.
INTSTATUS_32_63	0x1A10105C	32	Status	R	0x00000000	GPIO pad inter-
						rupt status regis-
						ter.
PADCFG_32_39	0x1A101060	32	Config	R/W	0x00000000	GPIO pad pin 32
						to 39 configura-
						tion register.
PADCFG_40_47	0x1A101064	32	Config	R/W	0x00000000	GPIO pad pin 40
						to 47 configura-
						tion register.
PADCFG_48_55	0x1A101068	32	Config	R/W	0x00000000	GPIO pad pin 48
						to 55 configura-
						tion register.
PADCFG_56_63	0x1A10106C	32	Config	R/W	0x00000000	GPIO pad pin 56
						to 63 configura-
						tion register.

Table 4.3: APB GPIO

4.2.2 PADDIR_00_31

Address: 0x1A101000 **Reset Value:** 0x00000000



Bit 31 - 0 DIR (R/W) GPIO[31:0] direction configuration bitfield:

- bit[i]=1'b0: Input mode for GPIO[i]- bit[i]=1'b1: Output mode for GPIO[i]

4.2.3 GPIOEN 00 31

Address: 0x1A101004 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							GPI	OEN							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							GPI	OEN							

Bit 31 - 0 **GPIOEN** (R/W) GPIO[31:0] clock enable configuration bitfield:

- bit[i]=1'b0: disable clock for GPIO[i]
- bit[i]=1'b1: enable clock for GPIO[i]

GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.

Clock must be enabled for a GPIO if it's direction is configured in input mode.

4.2.4 PADIN_00_31

Address: 0x1A101008 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DATA_IN														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA IN														

Bit 31 - 0 **DATA_IN** (R) GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].

4.2.5 PADOUT 00 31

Address: 0x1A10100C Reset Value: 0x00000000

31	30	29	28	27	26	25		23	22	21	20	19	18	17	16
	DATA_OUT														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA_OUT														

Bit 31 - 0 DATA_OUT (R/W) GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].

4.2.6 INTEN 00 31

Address: 0x1A101018 Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							INT	EN							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							INT	EN							

Bit 31 - 0 INTEN (R/W) GPIO[31:0] interrupt enable configuration bitfield:

- bit[i]=1'b0: disable interrupt for GPIO[i]
- bit[i]=1'b1: enable interrupt for GPIO[i]

4.2.7 INTTYPE 00 15

Address: 0x1A10101C Reset Value: 0x00000000



Bit 31 - 0 INTTYPE0 (R/W) GPIO[15:0] interrupt type configuration bitfield:

- bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i]
- bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i]
- bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i]
- bit[2*i+1:2*i]=2'b11: RFU

4.2.8 INTTYPE_16_31

Address: 0x1A101020 **Reset Value:** 0x00000000

31	30	29	28	27	26	25 T	$\frac{24}{\text{NTT}}$		22	21	20	19	18	17	16
						1.	NII	IFE	/ 1						
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
						I.	NTT	YPE	1						

Bit 31 - 0 INTTYPE1 (R/W) GPIO[31:16] interrupt type configuration bitfield:

- bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b11: RFU

4.2.9 INTSTATUS 00 31


Address: 0x1A101024 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						IN	ITST	CATU	JS						
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
						IN	VTS7	CATU	JS						

Bit 31 - 0 INTSTATUS (R) GPIO[31:0] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red.

4.2.10 PADCFG 00 07

Address: 0x1A101028 Reset Value: 0x00000000



Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, $0 \le i \le 8$: CFG[4*i+3:4*i] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.11 PADCFG_08_15

Address: 0x1A10102C Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CI	FG							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CI	FG							

Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 8 <= i < 16: CFG[4*i-8+3:4*i-8] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.12 PADCFG 16 23


Address: 0x1A101030 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CI	FG							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CI	FG							

Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 16 <= i < 24: CFG[4*i-16+3:4*i-16] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.13 PADCFG 24 31

Address: 0x1A101034 Reset Value: 0x00000000



Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 24 <= i < 32: CFG[4*i-24+3:4*i-24] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.14 PADDIR 32 63

Address: 0x1A101038 Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							\mathbf{D}	ΙR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIR.														

Bit 31 - 0 DIR (R/W) GPIO[63:32] direction configuration bitfield:

- bit[i]=1'b0: Input mode for GPIO[i]
- bit[i]=1'b1: Output mode for GPIO[i]

4.2.15 GPIOEN 32 63

Address: 0x1A10103C Reset Value: 0x00000000



Bit 31 - 0 **GPIOEN** (R/W) GPIO[63:32] clock enable configuration bitfield:


- bit[i]=1'b0: disable clock for GPIO[i]
- bit[i]=1'b1: enable clock for GPIO[i]

GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.

Clock must be enabled for a GPIO if it's direction is configured in input mode.

4.2.16 PADIN_32_63

Address: 0x1A101040 **Reset Value:** 0x00000000



Bit 31 - 0 DATA_IN (R) GPIO[63:32] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].

4.2.17 PADOUT_32_63

Address: 0x1A101044 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						D.	АТА	JO	JΤ						
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
15	14	13	12	11	10						4			1	- 0
						D.	ΑΤА	_OU	J'T'						

Bit 31 - 0 DATA_OUT (R/W) GPIO[63:32] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].

4.2.18 INTEN_32_63

Address: 0x1A101050 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							INT	EN							
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														0
							INT	EN							

Bit 31 - 0 INTEN (R/W) GPIO[63:32] interrupt enable configuration bitfield:

- bit[i]=1'b0: disable interrupt for GPIO[i]
- bit[i]=1'b1: enable interrupt for GPIO[i]

4.2.19 INTTYPE 32 47

Address: 0x1A101054 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						I	NTT	YPE	0						
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
						I	NTT	YPE	0						

Bit 31 - 0 INTTYPE0 (R/W) GPIO[47:32] interrupt type configuration bitfield:

- bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i]
- bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i]
- bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i]
- bit[2*i+1:2*i]=2'b11: RFU

4.2.20 INTTYPE_48_63

Address: 0x1A101058 Reset Value: 0x00000000


INTTYPE1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1							I	NTT	YPE	1						
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1																
	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
INTTYPE1							I	NTT	YPE	1						

Bit 31 - 0 INTTYPE1 (R/W) GPIO[63:48] interrupt type configuration bitfield:

- bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b11: RFU

4.2.21 INTSTATUS 32 63

Address: 0x1A10105C Reset Value: 0x00000000



Bit 31 - 0 INTSTATUS (R) GPIO[63:32] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red.

4.2.22 PADCFG_32_39

Address: 0x1A101060 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CI	FG							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CI	FG.							

Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 32 <= i < 40: CFG[4*i-32+3:4*i-32] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.23 PADCFG 40 47


Address: 0x1A101064 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CI	FG							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CI	FG.							

Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 40 <= i < 48: CFG[4*i-40+3:4*i-40] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.24 PADCFG 48 55

Address: 0x1A101068 Reset Value: 0x00000000



Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 48 <= i < 56: CFG[4*i-48+3:4*i-48] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.2.25 PADCFG_56_63

Address: 0x1A10106C **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CFG														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFG															

Bit 31 - 0 CFG (R/W) GPIO[i] configuration bitfield, 56 <= i < 64: CFG[4*i-56+3:4*i-56] denotes a pad specific configuration (drive strength, Schmitt triggers, slew rate, etc.). This is dependant on the exact pads used.

4.3 SoC Control

PULPISSIMO features a small and simple APB peripheral which provides information about the platform and provides the means for pad muxing on the ASIC.

The following registers can be accessed.

4.3.1 Info

Address: 0x1A10_4000 Reset Value: 0x0000_0000

$31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16$	$15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$	
Number of Cores	Number of Clusters	INFO

Bit 31:0 Info: This register holds the number of clusters and the number of cores in the each cluster. It is a read-only register.

4.3.2 Boot Address


Address: 0x1A10_4004 Reset Value: 0x1A10_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	
Boot Address	BOOT_ADR

Bit 31:0 Boot Address: This register holds the boot address.

4.3.3 Fetch Enable

Address: 0x1A10_4008 Reset Value: 0x0000_0001



Bit 31:0 Fetch Enable: This register contains the value of the fetch enable signal of the core.

4.3.4 PAD Mux

Address: 0x1A10_4010 - 0x1A10_401C

Reset Value: 0x0000_0000

PADMUX

PADMUX

PADMUX

Bit 31:0 PADMUX: The content of these registers can be used to multiplex pads when targeting an ASIC. The first register (0x1A10_4010) can be used to sets the mux (2 bit select) from pin 0 (bits [1:0]) to 15 (bits [31:30]). The second register (0x1A10_4014) can be used to sets the mux (2 bit select) from pin 16 (bits [1:0]) to 31 (bits [31:30]). The third register (0x1A10_4018) can be used to sets the mux (2 bit select) from pin 32 (bits [1:0]) to 47 (bits [31:30]). The forth register (0x1A10_401C) can be used to sets the mux (2 bit select) from pin 48 (bits [1:0]) to 63 (bits [31:30]).

4.3.5 PAD Configuration

Address: 0x1A10_4020 - 0x1A10_405C

Reset Value: 0x0000_0000

PAD Configuration PAD CFG0-15

Bit 31:0 PAD CFG0-15: These 16 registers can be used for ASIC targets to configure pads, e.g. pull up, pull down values.

4.3.6 JTAG Register

Address: 0x1A10_4074 Reset Value: 0x0000_0000

Bit 31:0 JTAG Register: This register contains the value of the input from the JTAG and can be used to write 8bit in the JTAG output register for system-to-JTAG communications.

4.3.7 Core Status

 $Address: 0x1A10_40A0$ and $0x1A10_40C0$

Reset Value: 0x0000_0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Core Status

CORE_STATUS

Bit 31:0 Core Status: These 2 registers contain the status of the system for testing/verification purposes like End Of Computation. The 0x1A10_40C0 register is read-only.

4.3.8 FLL Clock Select

Address: 0x1A10_40C8 Reset Value: 0x0000_0000

Unused Settle Color of the Settle Color of the

Bit 31:0 FLL Clock Select: This register contains whether the system clock is coming from the FLL or the FLL is bypassed. It is a read-only register by the core but it can be written via JTAG.

4.4 Event/Interrupt Controller

PULPISSIMO features a lightweight event and interrupt controller which supports vectorized interrupts and events of up to 32 lines. It contains a FIFO of events from the peripherals or SW events. When an interrupt is ready and it is enabled (not masked), the unit sends the 5-bit ID to the core and the interrupt request line is raised up. If the core takes the interrupt, it replies with the ID of the interrupt taken and the acknowledge signal. The communication between the interrupt controller and the core is completly asynchronous. Note that the interrupt controller can change the interrupt ID anytime but it must rely on the ID sent by the core to know which interrupt has been taken. This is an important feature that covers the situation where a higher priority interrupt request prevent another one that has been already sent to the core. Depending on the core state and core interrupt enable, the interrupt can be accepted within a couple of clock cycles.

4.4.1 Mask


Address: 0x1A10_9000 Reset Value: 0x0000_0000



Bit 31:0 MASK: This register contains the MASK (interrupt enable) for each of the 32 interrupts or events. Writing to 0x1A10_9004 sets the bits of the MASK register selected. Writing to 0x1A10_9008 clears the bits of the MASK register selected.

4.4.2 Interrupt

Address: 0x1A10_900C Reset Value: 0x0000_0000



Bit 31:0 INT: This register contains the pending interrupts or events. Writing to 0x1A10_9010 sets the bits of the INT register selected. Writing to 0x1A10_9014 clears the bits of the INT register selected.

4.4.3 Int Ack

Address: 0x1A10_9018 Reset Value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Ι	I	Ι	Ι	I	I	I	Ι	I	I	I	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	I	Ι	I	I	Ι	I	I	I	I	I	ACK

Bit 31:0 ACK: This register contains the ACK (interrupt enable) for each of the 32 interrupts or events. Writing to $0x1A10_901C$ sets the bits of the ACK register selected. Writing to $0x1A10_9020$ clears the bits of the ACK register selected.

4.4.4 FIFO Content

Address: 0x1A10_9024 Reset Value: 0x0000_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	_
Fifo Data	FIFO_DATA

Bit 31-0 FIFO_DATA: Fifo Content.

This is a read-only register that contain the first valid value of the FIFO.

4.5 SoC Event Generator

Events from peripherals and other sources can be forwarded to the fabric controller, cluster or (back) to certain peripherals, though for PULPissimo we don't have a cluster.

It is the SoC Event Generator's (soc_event_generator.sv) job to control which events are to be forwarded and where to. There are three set of masks available to do this:

FC Masks Control which events are to be forwarded to the fabric controller

Cluster Masks Control which events are to be forwarded to the cluster (disabled)

Peripheral Masks Control which events are to be forwarded to peripherals

4.5.1 SoC Event Generator Registers


Name	Address	Size	Type	Access	Default	Description
SW_EVENT	0x1A106000	32	Config	W	0x00000000	SoC software events trigger
			21 0	- /		register
FC_MASK0	0x1A106004	32	Config	R/W	OxFFFFFFF	Events 0-31 dispatch mask
DO MARKETA		22	G 0	D /111		to FC
FC_MASK1	0x1A106008	32	Config	R/W	OxFFFFFFF	Events 32-63 dispatch mask
EC MACIZO	0.4440000	00	O C	D /337	A 2222222	to FC
FC_MASK2	0x1A10600C	32	Config	R/W	OxFFFFFFF	Events 64-95 dispatch mask to FC
FC MASK3	0x1A106010	32	Config	R/W	OxFFFFFFF	Events 96-127 dispatch
ro_masics	OXIMIOOOIO	32	Coming	16/ **	OXFFFFFF	mask to FC
FC MASK4	0x1A106014	32	Config	R/W	0xFFFFFFFF	Events 128-159 dispatch
	01111100011	02	Comis	10/ 11		mask to FC
FC_MASK5	0x1A106018	32	Config	R/W	OxFFFFFFF	Events 160-191 dispatch
_				,		mask to FC
FC_MASK6	0x1A10601C	32	Config	R/W	OxFFFFFFF	Events 191-223 dispatch
						mask to FC
FC_MASK7	0x1A106020	32	Config	R/W	OxFFFFFFF	Events 224-255 dispatch
						mask to FC
PR_MASK0	0x1A106044	32	Config	R/W	OxFFFFFFF	Events 0-31 dispatch mask
						to peripherals
PR_MASK1	0x1A106048	32	Config	R/W	OxFFFFFFF	Events 32-63 dispatch mask
DD MACIZO	0.11100010	00	G C	D /117		to peripherals
PR_MASK2	0x1A10604C	32	Config	R/W	OxFFFFFFF	Events 64-95 dispatch mask
PR MASK3	014100050	20	Config	R/W	0PPPPPPP	to peripherals Events 96-127 dispatch
PR_MASK3	0x1A106050	32	Conng	K/W	OxFFFFFFF	Events 96-127 dispatch mask to peripherals
PR MASK4	0x1A106054	32	Config	R/W	0xFFFFFFFF	Events 128-159 dispatch
110_11110114	OXIMIOUUJ	32	Comig	16/ **	OXITITITI	mask to peripherals
PR MASK5	0x1A106058	32	Config	R/W	0xFFFFFFFF	Events 160-191 dispatch
110_11110110	01121120000	02	0011118	10/ 11	0	mask to peripherals
PR MASK6	0x1A10605C	32	Config	R/W	OxFFFFFFF	Events 191-223 dispatch
_				,		mask to peripherals
PR_MASK7	0x1A106060	32	Config	R/W	OxFFFFFFF	Events 224-255 dispatch
						mask to peripherals

ERR0	0x1A106064	32	Status	R	0x00000000	Events 0-31 event queue overflow
ERR1	0x1A106068	32	Status	R	0x00000000	Events 32-63 event queue overflow
ERR2	0x1A10606C	32	Status	R	0x00000000	Events 64-95 event queue overflow
ERR3	0x1A106070	32	Status	R	0x00000000	Events 96-127 event queue overflow
ERR4	0x1A106074	32	Status	R	0x00000000	Events 128-159 event queue overflow
ERR5	0x1A106078	32	Status	R	0x00000000	Events 160-191 event queue overflow
ERR6	0x1A10607C	32	Status	R	0x00000000	Events 191-223 event queue overflow
ERR7	0x1A106080	32	Status	R	OxFFFFFFF	Events 224-255 event queue overflow
TIMER_LO	0x1A106084	32	Status	R/W	OxFFFFFFF	Trigger Timer LO of APB Timer with event
TIMER_HI	0x1A106088	32	Status	R/W	OxFFFFFFF	Trigger Timer HI of APB Timer with event

Table 4.4: SoC Event Generator register table

4.5.2 SW_EVENT

Address: 0x1A10_6000 Reset Value: 0x0000_0000



Bit 7-0 **EVENT** (W) Writing a one-hot value into EVENT triggers a SoC software event. 8 software events are available.

4.5.3 FC_MASKX, X=0...7

 $\mathbf{Address:}\ \mathtt{0x1A10_6004}\ +\ \mathtt{0x4}\ *\ X$

Reset Value: 0xFFFF_FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FC_MASK														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F	C_N	MAS	K						

Bit 31-0 FC_MASK (R/W) Event Mask to enable/disable event dispatch to FC interrupt controller.

- Setting bit[i] to 0b1 disables dispatching event[32 * X + i] to FC interrupt controller.
- Setting bit[i] to 0b0 enables dispatching event[32 * X + i] to FC interrupt controller.

4.5.4 PR MASKX, X = 0...7

Address: $0x1A10_6044 + 0x4 * X$

Reset Value: 0xFFFF_FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PR_MASK														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PR_MASK														

Bit 31-0 PR MASK (R/W) Event Mask to enable/disable event dispatch to peripherals.

- Setting bit[i] to 0b1 disables dispatching event[32 * X + i] to peripherals.
- Setting bit[i] to 0b0 enables dispatching event[32*X+i] to peripherals.

4.5.5 ERRX, X = 0...7

Address: $0x1A10_6064 + 0x4 * X$

Reset Value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ERR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							EF	RR							

Bit 31-0 ERR (R/W) Event queue overflow. Clear after read. Reading 0b1 at ERR[i] means the event queue of event with id 32 * X + i overflowed.

4.5.6 TIMER_LO

Address: 0x1A10_6084 **Reset Value:** 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
									Т	MEI	R L	O F	VEN	JТ			
								TIMER_LO_EVENT									

Bit 7-0 TIMER_LO_EVENT (R/W) Trigger and start APB Timer LO by the event with id that equals TIMER_LO_EVENT

4.5.7 TIMER HI

Address: 0x1A10_6088 Reset Value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
								TIMER HI EVENT										

Bit 7-0 ${\bf TIMER_HI_EVENT}$ (R/W) Trigger and start APB Timer HI by the event with id that equals ${\bf TIMER_HI_EVENT}$

4.6 APB Timer

The APB Timer (apb_timer_unit.sv) has the following features:

- 2 general purpose 32-bit upwards counters
- Can be triggered by multiple sources:
 - FLL clock
 - FLL clock + Prescale
 - Reference clock at 32 kHz
 - Any event
- $\bullet\,$ 8-bit programmable prescaler (divides the FLL clock frequency)
- Different counting modes:
 - One shot mode: timer is stopped after the first comparison match
 - Continuous mode: timer continues couting after a match
 - 64-bit cascaded mode: use both 32-bit timers as a 64-bit timer
- Interrupt request generation on comparison match

4.6.1 APB Timer Registers

Name	Address	Size	Type	Access	Default	Description
CFG_LO	0x1A10B000	32	Config	R/W	0x00000000	Timer Low Configuration
						register
CFG_HI	0x1A10B004	32	Config	R/W	0x00000000	Timer High Configuration
						register
CNT LO	0x1A10B008	32	Data	R/W	0x00000000	Timer Low counter value
				·		register
CNT_HI	0x1A10B00C	32	Data	R/W	0x00000000	Timer High counter value
						register
CMP_LO	0x1A10B010	32	Config	R/W	0x00000000	Timer Low comparator
						value register
CMP_HI	0x1A10B014	32	Config	R/W	0x00000000	Timer High comparator
						value register
START LO	0x1A10B018	32	Config	R/W	0x00000000	Start Timer Low counting
						register
START HI	0x1A10B01C	32	Config	R/W	0x00000000	Start Timer High counting
						register
RESET_LO	0x1A10B020	32	Config	R/W	0x00000000	Reset Timer Low counter
				,		register
RESET_HI	0x1A10B024	32	Config	R/W	0x00000000	Reset Timer High counter
						register

Table 4.6: APB Timer register table

4.6.2 CFG LO

Address: 0x1A10_B000 Reset Value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CASC															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PV	AL				CCFG	PEN	ONES	MODI		IRQEI	NRST	EN

Bit 31 CASC (R/W) Timer low and Timer high 64-bit cascaded mode enable bit

Bit 15-8 **PVAL** (R/W) Timer low prescaler value. $f_{timer} = f_{clk}/(1 + PVAL)$

Bit 7 CCFG (R/W) Timer low clock source configuration

- 0b0: FLL or FLL plus Prescaler
- \bullet 0b1: 32 kHz reference clock

Bit 6 **PEN** (R/W) Timer low prescaler enable bit

Bit 5 **ONES** (R/W) Timer low one shot configuration

- 0b0: Timer stays enabled after a compare match with CMP_LO
- 0b1: Timer is disabled after a compare match with CMP_LO

Bit 4 MODE (R/W) Timer low continuous mode configuration

- 0b0: Continue incrementing timer low counter after a compare match with CMP_LO
- 0b1: Reset timer to after a compare match with CMP LO


Bit 2 IRQEN (R/W) Timer low interrupt generation on compare match enable

Bit 1 RST (R/W) Timer low reset, cleared after the reset happened

Bit 0 EN (R/W) Timer enable (starts couting) bit

4.6.3 CFG_HI

Address: 0x1A10_B004 Reset Value: 0x0000_0000



Bit 16-8 **PVAL** (R/W) Timer hi prescaler value. $f_{timer} = f_{clk}/(1 + PVAL)$

Bit 7 CCFG (R/W) Timer hi clock source configuration

ullet 0b0: FLL or FLL plus Prescaler

• 0b1: 32 kHz reference clock

Bit 6 **PEN** (R/W) Timer hi prescaler enable bit

Bit 5 **ONES** (R/W) Timer hi one shot configuration

- $\bullet~0b0:$ Timer stays enabled after a compare match with CMP_HI
- 0b1: Timer is disabled after a compare match with CMP HI

Bit 4 MODE (R/W) Timer hi continuous mode configuration

- 0b0: Continue incrementing timer hi counter after a compare match with CMP HI
- \bullet 0b1: Reset timer to after a compare match with CMP_HI

Bit 2 IRQEN (R/W) Timer hi interrupt generation on compare match enable

Bit 1 RST (R/W) Timer hi reset, cleared after the reset happened

Bit 0 EN (R/W) Timer enable (starts couting) bit

4.6.4 CNT LO

Address: 0x1A10_B008 Reset Value: 0x0000_0000

31	30	29	28	27	26	25	$\frac{^{24}}{\mathrm{CNT}}$			21	20	19	18	17	16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CNT LO															0

Bit 31-0 CNT LO (R/W) Timer low counter value

4.6.5 CNT HI

Address: 0x1A10_B00C Reset Value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CNT	_HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	`_HI							

Bit 31-0 $\mathbf{CNT}_{}\mathbf{HI}$ (R/W) Timer high counter value

4.6.6 CMP_LO

Address: 0x1A10_B010 **Reset Value:** 0x0000_0000

CMP_LO 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CMP_LO	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							(СМР	_LC)						
CMP LO	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														0
		CMP LO														

Bit 31-0 CMP_LO (R/W) Timer low comparator value

4.6.7 CMP HI


Address: 0x1A10_B014 **Reset Value:** 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CMF	HI_	[
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CMP HI														

Bit 31-0 CMP_HI (R/W) Timer high comparator value

4.6.8 START_LO

Address: 0x1A10_B018 Reset Value: 0x0000_0000



Bit 0 STRT (W) Timer high start command (sets EN in CFG_LO)

4.6.9 START HI


Address: 0x1A10_B01C Reset Value: 0x0000_0000

15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0	0
	STR	RT

Bit 0 STRT (W) Timer high start command (sets EN in CFG_HI)

4.6.10 RESET LO


Address: 0x1A10_B020 **Reset Value:** 0x0000_0000



Bit 0 RST (W) Timer high reset command (writes RST in CFG_LO)

4.6.11 RESET HI

Address: 0x1A10_B024 Reset Value: 0x0000_0000



Bit 0 RST (W) Timer high reset command (sets RST in CFG_HI)

4.7 APB Advanced Timer

4.7.1 APB Advanced Timer Registers

Name	Address	Size	Type	Access	Default	Description
T0_CMD	0x1A104000	32	Config	R/W	0x00000000	ADV_TIMER0
				·		command register.
T0_CONFIG	0x1A104004	32	Config	R/W	0x00000000	ADV_TIMER0
						configuration
						register.
T0_THRESHOLD	0x1A104008	32	Config	R/W	0x00000000	ADV_TIMER0
						threshold configu-
						ration register.
T0_TH_CHANNEL0	0x1A10400C	32	Config	R/W	0x00000000	ADV_TIMER0
						channel 0 thresh-
						old configuration
T0_TH_CHANNEL1	0x1A104010	32	Config	R/W	0x00000000	register. ADV TIMER0
10_111_CHANNEL1	0X1A104010	32	Comig	n/ w	0x00000000	channel 1 thresh-
						old configuration
						register.
TO TH CHANNEL2	0x1A104014	32	Config	R/W	0x00000000	ADV_TIMER0
10_111_011111(11222	011211201011	02	0011118	10,		channel 2 thresh-
						old configuration
						register.
TO TH CHANNEL3	0x1A104018	32	Config	R/W	0x00000000	ADV_TIMER0
				,		channel 3 thresh-
						old configuration
						register.
T0_COUNTER	0x1A10402C	32	Status	R	0x00000000	ADV_TIMER0
						counter register.
T1_CMD	0x1A104040	32	Config	R/W	0x00000000	ADV_TIMER1
THE CONTINUE	0.11101011	90	G C	D /117		command register.
T1_CONFIG	0x1A104044	32	Config	R/W	0x00000000	ADV_TIMER1
						configuration
T1 THRESHOLD	0x1A104048	32	Config	R/W	0x00000000	register. ADV TIMER1
	UX1A1U4U40	32	Comig	n/ w	0x00000000	threshold configu-
						ration register.
T1 TH CHANNEL0	0x1A10404C	32	Config	R/W	0x00000000	ADV_TIMER1
	01111101010	02	Comis	10, 11	01100000000	channel 0 thresh-
						old configuration
						register.
T1 TH CHANNEL1	0x1A104050	32	Config	R/W	0x00000000	ADV TIMER1
				,		channel 1 thresh-
						old configuration
						register.
T1_TH_CHANNEL2	0x1A104054	32	Config	R/W	0x00000000	ADV_TIMER1
						channel 2 thresh-
						old configuration
						register.


T1 TH CHANNEL3	0x1A104058	32	Config	R/W	0x00000000	ADV_TIMER1
	0X1A104056	32	Coming	It/ W	0x0000000	channel 3 thresh-
						old configuration
						register.
T1 COUNTER	0x1A10406C	32	Status	R	0x00000000	ADV_TIMER1
	OXIAIO4000	32	Diatus	10	0.00000000	counter register.
T2_CMD	0x1A104080	32	Config	R/W	0x00000000	ADV_TIMER2
	OXIAIO4000	32	Coming	10/ **	0.00000000	command register.
T2 CONFIG	0x1A104084	32	Config	R/W	0x00000000	ADV_TIMER2
12_001110	OXIAIO4004	02	Comig	10/ **	0x0000000	configuration
						register.
T2 THRESHOLD	0x1A104088	32	Config	R/W	0x00000000	ADV TIMER2
	OXIMIO 1000	02	Comig	10, 11	OKOGGGGGG	threshold configu-
						ration register.
T2 TH CHANNEL0	0x1A10408C	32	Config	R/W	0x00000000	ADV_TIMER2
	01111101000	02	Comis	10, 11	0110000000	channel 0 thresh-
						old configuration
						register.
T2 TH CHANNEL1	0x1A104090	32	Config	R/W	0x00000000	ADV TIMER2
			"""	-5/		channel 1 thresh-
						old configuration
						register.
T2 TH CHANNEL2	0x1A104094	32	Config	R/W	0x00000000	ADV TIMER2
				-/		channel 2 thresh-
						old configuration
						register.
T2 TH CHANNEL3	0x1A104098	32	Config	R/W	0x00000000	ADV TIMER2
				,		channel 3 thresh-
						old configuration
						register.
T2_COUNTER	0x1A1040AC	32	Status	R	0x00000000	ADV_TIMER2
						counter register.
T3_CMD	0x1A1040C0	32	Config	R/W	0x00000000	ADV_TIMER3
						command register.
T3_CONFIG	0x1A1040C4	32	Config	R/W	0x00000000	ADV_TIMER3
						configuration
						register.
T3_THRESHOLD	0x1A1040C8	32	Config	R/W	0x00000000	ADV_TIMER3
						threshold configu-
						ration register.
T3_TH_CHANNEL0	0x1A1040CC	32	Config	R/W	0x00000000	ADV_TIMER3
						channel 0 thresh-
						old configuration
		0	-	T /		register.
T3_TH_CHANNEL1	0x1A1040D0	32	Config	R/W	0x00000000	ADV_TIMER3
						channel 1 thresh-
						old configuration
The Thirty Carries		0.0	0 0	D /777		register.
T3_TH_CHANNEL2	0x1A1040D4	32	Config	R/W	0x00000000	ADV_TIMER3
						channel 2 thresh-
						old configuration
						register.

T3_TH_CHANNEL3	0x1A1040D8	32	Config	R/W	0x00000000	ADV_TIMER3
						channel 3 thresh-
						old configuration
						register.
T3_COUNTER	0x1A1040EC	32	Status	R	0x00000000	ADV_TIMER3
						counter register.
EVENT_CFG	0x1A104100	32	Config	R/W	0x00000000	ADV_TIMERS
						events configura-
						tion register.
CG	0x1A104104	32	Config	R/W	0x00000000	ADV_TIMERS
						channels clock gat-
						ing configuration
						register.

Table 4.7: APB Advanced Timer

4.7.2 T0 CMD


Address: 0x1A104000 **Reset Value:** 0x00000000



- Bit 4 ARM (R/W) ADV_TIMER0 arm command bitfield.
- Bit 3 RESET (R/W) ADV_TIMER0 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV_TIMER0 update command bitfield.
- Bit 1 STOP (R/W) ADV_TIMER0 stop command bitfield.
- Bit 0 START (R/W) ADV_TIMER0 start command bit field.

4.7.3 T0_CONFIG

Address: 0x1A104004 **Reset Value:** 0x000000000



Bit 23 - 16 PRESC (R/W) ADV_TIMER0 prescaler value configuration bitfield.

- Bit 12 UPDOWNSEL (R/W) ADV_TIMER0 center-aligned mode configuration bitfield:
 - 1'b0: The counter counts up and down alternatively.
 - 1'b1: The counter counts up and resets to 0 when reach threshold.
- Bit 11 CLKSEL (R/W) ADV TIMER0 clock source configuration bitfield:
 - 1'b0: FLL
 - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV TIMER0 trigger mode configuration bitfield:
 - 3'h0: trigger event at each clock cycle.
 - 3'h1: trigger event if input source is 0
 - 3'h2: trigger event if input source is 1
 - 3'h3: trigger event on input source rising edge
 - 3'h4: trigger event on input source falling edge
 - 3'h5: trigger event on input source falling or rising edge
 - 3'h6: trigger event on input source rising edge when armed
 - 3'h7: trigger event on input source falling edge when armed
 - Bit 7 0 INSEL (R/W) ADV TIMER0 input source configuration bitfield:
 - 0-31: GPIO[0] to GPIO[31]
 - 32-35: Channel 0 to 3 of ADV_TIMER0
 - 36-39: Channel 0 to 3 of ADV_TIMER1
 - 40-43: Channel 0 to 3 of ADV TIMER2
 - 44-47: Channel 0 to 3 of ADV TIMER3

4.7.4 T0_THRESHOLD

Address: 0x1A104008 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ТН	HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TH LO														

- Bit 31 16 \mathbf{TH} _ \mathbf{HI} (R/W) ADV_ $\mathbf{TIMER0}$ threshold high part configuration bitfield. It defines end counter value.
- Bit 15 0 $\mathbf{TH_LO}$ (R/W) ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.

4.7.5 TO_TH_CHANNELO

Address: 0x1A10400C Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV TIMER0 channel 0 threshold configuration bitfield.

4.7.6 TO TH CHANNEL1

Address: 0x1A104010 Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV_TIMER0 channel 1 threshold configuration bitfield.

4.7.7 TO TH CHANNEL2

Address: 0x1A104014 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV_TIMER0 channel 2 threshold configuration bitfield.

4.7.8 TO TH CHANNEL3

Address: 0x1A104018 Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV_TIMER0 channel 3 threshold configuration bitfield.

4.7.9 T1 CMD


Address: 0x1A104040 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											ARM	RESET	UPDATE	STOP	START
											Aitwi	TELSET		5101	STARCE

- Bit 4 $\mathbf{ARM}\ (R/W)\ \mathrm{ADV_TIMER1}$ arm command bit field.
- Bit 3 RESET (R/W) ADV TIMER1 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV TIMER1 update command bitfield.
- Bit 1 STOP (R/W) ADV_TIMER1 stop command bitfield.
- Bit 0 START (R/W) ADV_TIMER1 start command bitfield.

4.7.10 T1 CONFIG

Address: 0x1A104044 Reset Value: 0x00000000



- Bit 23 16 PRESC (R/W) ADV TIMER1 prescaler value configuration bitfield.
 - Bit 12 UPDOWNSEL (R/W) ADV TIMER1 center-aligned mode configuration bitfield:
 - 1'b0: The counter counts up and down alternatively.
 - 1'b1: The counter counts up and resets to 0 when reach threshold.
 - Bit 11 CLKSEL (R/W) ADV TIMER1 clock source configuration bitfield:
 - 1'b0: FLL
 - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV_TIMER1 trigger mode configuration bitfield:
 - 3'h0: trigger event at each clock cycle.
 - 3'h1: trigger event if input source is 0
 - 3'h2: trigger event if input source is 1
 - 3'h3: trigger event on input source rising edge
 - 3'h4: trigger event on input source falling edge
 - 3'h5: trigger event on input source falling or rising edge
 - 3'h6: trigger event on input source rising edge when armed
 - 3'h7: trigger event on input source falling edge when armed
 - Bit 7 0 INSEL (R/W) ADV TIMER1 input source configuration bitfield:
 - 0-31: GPIO[0] to GPIO[31]
 - 32-35: Channel 0 to 3 of ADV TIMER0
 - 36-39: Channel 0 to 3 of ADV TIMER1
 - 40-43: Channel 0 to 3 of ADV_TIMER2
 - 44-47: Channel 0 to 3 of ADV_TIMER3

4.7.11 T1 THRESHOLD

Address: 0x1A104048 **Reset Value:** 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TH	НІ							
								_							
15	1.4	19	10	11	10	0	8	7	6	E	4	3	2	1	0
10	14	13	12	11	10	9		'	0		4	J		1	
							TH	LO							

Bit 31 - 16 \mathbf{TH} _ \mathbf{HI} (R/W) ADV_ $\mathbf{TIMER1}$ threshold high part configuration bitfield. It defines end counter value.

Bit 15 - 0 $\mathbf{TH_LO}$ (R/W) ADV_TIMER1 threshold low part configuration bitfield. It defines start counter value.

4.7.12 T1_TH_CHANNEL0

Address: 0x1A10404C **Reset Value:** 0x00000000



Bit 18 - 16 MODE (R/W) ADV_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV TIMER1 channel 0 threshold configuration bitfield.

4.7.13 T1_TH_CHANNEL1

Address: 0x1A104050 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV_TIMER1 channel 1 threshold configuration bitfield.

4.7.14 T1 TH CHANNEL2

Address: 0x1A104054 Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV_TIMER1 channel 2 threshold configuration bitfield.

4.7.15 T1 TH CHANNEL3

Address: 0x1A104058 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV_TIMER1 channel 3 threshold configuration bitfield.

4.7.16 T2_CMD


Address: 0x1A104080 Reset Value: 0x00000000



- Bit 4 ARM (R/W) ADV TIMER2 arm command bitfield.
- Bit 3 RESET (R/W) ADV_TIMER2 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV_TIMER2 update command bitfield.
- Bit 1 STOP (R/W) ADV TIMER2 stop command bitfield.
- Bit 0 START (R/W) ADV TIMER2 start command bitfield.

4.7.17 T2_CONFIG

Address: 0x1A104084 **Reset Value:** 0x00000000



Bit 23 - 16 PRESC (R/W) ADV_TIMER2 prescaler value configuration bitfield.

- Bit 12 UPDOWNSEL (R/W) ADV_TIMER2 center-aligned mode configuration bitfield:
 - 1'b0: The counter counts up and down alternatively.
 - 1'b1: The counter counts up and resets to 0 when reach threshold.
- Bit 11 CLKSEL (R/W) ADV TIMER2 clock source configuration bitfield:
 - 1'b0: FLL
 - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV TIMER2 trigger mode configuration bitfield:
 - 3'h0: trigger event at each clock cycle.
 - 3'h1: trigger event if input source is 0
 - 3'h2: trigger event if input source is 1
 - 3'h3: trigger event on input source rising edge
 - 3'h4: trigger event on input source falling edge
 - 3'h5: trigger event on input source falling or rising edge
 - 3'h6: trigger event on input source rising edge when armed
 - 3'h7: trigger event on input source falling edge when armed
 - Bit 7 0 INSEL (R/W) ADV TIMER2 input source configuration bitfield:
 - 0-31: GPIO[0] to GPIO[31]
 - 32-35: Channel 0 to 3 of ADV_TIMER0
 - 36-39: Channel 0 to 3 of ADV_TIMER1
 - 40-43: Channel 0 to 3 of ADV TIMER2
 - 44-47: Channel 0 to 3 of ADV TIMER3

4.7.18 T2 THRESHOLD

Address: 0x1A104088 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ТН	HI							
								_							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TH	LO							

- Bit 31 16 \mathbf{TH} _ \mathbf{HI} (R/W) ADV_ $\mathbf{TIMER2}$ threshold high part configuration bitfield. It defines end counter value.
- Bit 15 0 $\mathbf{TH_LO}$ (R/W) ADV_TIMER2 threshold low part configuration bitfield. It defines start counter value.

4.7.19 T2 TH CHANNEL0

Address: 0x1A10408C Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													l N	1OD	\mathbf{E}
													I		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Ή							
							Т	Ή							


Bit 18 - 16 MODE (R/W) ADV_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV TIMER2 channel 0 threshold configuration bitfield.

4.7.20 T2 TH CHANNEL1

Address: 0x1A104090 **Reset Value:** 0x00000000



Bit 18 - 16 MODE (R/W) ADV_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV_TIMER2 channel 1 threshold configuration bitfield.

4.7.21 T2_TH_CHANNEL2

Address: 0x1A104094 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV_TIMER2 channel 2 threshold configuration bitfield.

4.7.22 T2 TH CHANNEL3

Address: 0x1A104098 Reset Value: 0x00000000




Bit 18 - 16 MODE (R/W) ADV_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV_TIMER2 channel 3 threshold configuration bitfield.

4.7.23 T3 CMD


Address: 0x1A1040C0 **Reset Value:** 0x00000000



- Bit 4 $\mathbf{ARM}\ (R/W)\ \mathrm{ADV_TIMER3}$ arm command bit field.
- Bit 3 RESET (R/W) ADV_TIMER3 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV TIMER3 update command bitfield.
- Bit 1 STOP (R/W) ADV_TIMER3 stop command bitfield.
- Bit 0 START (R/W) ADV_TIMER3 start command bitfield.

4.7.24 T3 CONFIG

Address: 0x1A1040C4 Reset Value: 0x00000000



- Bit 23 16 PRESC (R/W) ADV TIMER3 prescaler value configuration bitfield.
 - Bit 12 UPDOWNSEL (R/W) ADV TIMER3 center-aligned mode configuration bitfield:
 - 1'b0: The counter counts up and down alternatively.
 - 1'b1: The counter counts up and resets to 0 when reach threshold.
 - Bit 11 CLKSEL (R/W) ADV TIMER3 clock source configuration bitfield:
 - 1'b0: FLL
 - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV_TIMER3 trigger mode configuration bitfield:
 - 3'h0: trigger event at each clock cycle.
 - 3'h1: trigger event if input source is 0
 - 3'h2: trigger event if input source is 1
 - 3'h3: trigger event on input source rising edge
 - 3'h4: trigger event on input source falling edge
 - 3'h5: trigger event on input source falling or rising edge
 - 3'h6: trigger event on input source rising edge when armed
 - 3'h7: trigger event on input source falling edge when armed
 - Bit 7 0 INSEL (R/W) ADV TIMER3 input source configuration bitfield:
 - 0-31: GPIO[0] to GPIO[31]
 - 32-35: Channel 0 to 3 of ADV TIMER0
 - 36-39: Channel 0 to 3 of ADV TIMER1
 - 40-43: Channel 0 to 3 of ADV_TIMER2
 - 44-47: Channel 0 to 3 of ADV_TIMER3

4.7.25 T3_THRESHOLD

Address: 0x1A1040C8 Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TH	НІ							
								_							
15	1.4	19	10	11	10	0	8	7	6	E	4	3	2	1	0
10	14	13	12	11	10	9		'	0		4	J		1	
							TH	LO							

Bit 31 - 16 \mathbf{TH} _ \mathbf{HI} (R/W) ADV_ $\mathbf{TIMER3}$ threshold high part configuration bitfield. It defines end counter value.

Bit 15 - 0 $\mathbf{TH_LO}$ (R/W) ADV_TIMER3 threshold low part configuration bitfield. It defines start counter value.

4.7.26 T3_TH_CHANNEL0

Address: 0x1A1040CC Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV TIMER3 channel 0 threshold configuration bitfield.

4.7.27 T3_TH_CHANNEL1

Address: 0x1A1040D0 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV_TIMER3 channel 1 threshold configuration bitfield.

4.7.28 T3 TH CHANNEL2

Address: 0x1A1040D4 **Reset Value:** 0x000000000



Bit 18 - 16 MODE (R/W) ADV_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV_TIMER3 channel 2 threshold configuration bitfield.

4.7.29 T3 TH CHANNEL3

Address: 0x1A1040D8 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV_TIMER3 channel 3 threshold configuration bitfield.

4.7.30 CG

Address: 0x1A104104 **Reset Value:** 0x00000000



Bit 15 - 0 ENA (R/W) ADV_TIMER clock gating configuration bitfield.

- ENA[i]=0: clock gate ADV_TIMERi .
- ENA[i]=1: enable ADV_TIMERi.

4.8 uDMA Subsystem


4.8.1 uDMA Control Registers

Name	Address	Size	Type	Access	Default	Description
CTRL_CFG_CG	0x1A102000	32	Config	R/W	0x00000000	uDMA peripher-
						als clock gate con-
						figuration
CTRL_CFG_EVENT	0x1A102004	32	Config	R/W	0x00000000	uDMA peripher-
						als external event
						configuration
CTRL_CFG_RST	0x1A102008	32	Config	R/W	0x00000000	uDMA peripher-
						als reset trigger
						(unimplemented)

Table 4.8: uDMA Control

4.8.2 CTRL CFG CG

Address: 0x1A102000 **Reset Value:** 0x00000000



Bit 7 CG FILTER (R/W) Defines uDMA peripherals clock gate configuration for FILTER

Bit 6 CG CAM (R/W) Defines uDMA peripherals clock gate configuration for CAM

Bit 5 CG I2S (R/W) Defines uDMA peripherals clock gate configuration for I2S

Bit 4 CG SDIO (R/W) Defines uDMA peripherals clock gate configuration for SDIO

Bit 3 CG I2C1 (R/W) Defines uDMA peripherals clock gate configuration for I2C1

Bit 2 $\mathbf{CG}_{\mathbf{I}\mathbf{2}\mathbf{C}\mathbf{0}}$ (R/W) Defines uDMA peripherals clock gate configuration for I2C0

Bit 1 CG SPIM (R/W) Defines uDMA peripherals clock gate configuration for SPIM

Bit 0 CG UART (R/W) Defines uDMA peripherals clock gate configuration for UART

4.8.3 CTRL CFG EVENT

Address: 0x1A102004 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		C	MP_{-}	_EV	Г3					\mathbf{C}	MP_{-}	_EV	Γ2		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		C	MP_	EV	Γ1					C	MP_	_EV	Γ0		

- Bit 31 24 CMP_EVT3 (R/W) Forward event with ID matching CMP_EVT3 to peripherals as event3
- Bit 23 16 CMP_EVT2 (R/W) Forward event with ID matching CMP_EVT2 to peripherals as event2
- Bit 15 8 CMP_EVT1 (R/W) Forward event with ID matching CMP_EVT1 to peripherals as event1
- Bit 7 0 CMP_EVT0 (R/W) Forward event with ID matching CMP_EVT0 to peripherals as event0

4.8.4 uDMA UART Registers

Name	Address	Size	Type	Access	Default	Description
RX_SADDR	0x1A102080	32	Config	R/W	0x00000000	uDMA RX UART buffer
						base address configuration
						register.
RX_SIZE	0x1A102084	32	Config	R/W	0x00000000	uDMA RX UART buffer
						size configuration register.
RX_CFG	0x1A102088	32	Config	R/W	0x00000000	uDMA RX UART stream
						configuration register.
TX_SADDR	0x1A102090	32	Config	R/W	0x00000000	uDMA TX UART buffer
						base address configuration
						register.
TX_SIZE	0x1A102094	32	Config	R/W	0x00000000	uDMA TX UART buffer
						size configuration register.
TX_CFG	0x1A102098	32	Config	R/W	0x00000000	uDMA TX UART stream
						configuration register.
STATUS	0x1A1020A0	32	Status	R	0x00000000	uDMA UART status regis-
						ter.
SETUP	0x1A1020A4	32	Config	R/W	0x00000000	UDMA UART configura-
						tion register.
ERROR	0x1A1020A8	32	Status	R	0x00000000	uDMA UART Error status
IRQ_EN	0x1A1020AC	32	Config	R/W	0x00000000	uDMA UART Read or Er-
						ror interrupt enable regis-
						ter.
VALID	0x1A1020B0	32	Status	R	0x00000000	uDMA UART Read polling
						data valid flag register.
DATA	0x1A1020B4	32	Data	R	0x00000000	uDMA UART Read polling
						data register.

Table 4.9: uDMA UART

4.8.5 RX_SADDR

Address: 0x1A102080 Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RX_SADDR														

Bit 15 - 0 RX SADDR (R/W) RX buffer base address bit field:

- Read: returns value of the buffer pointer until transfer is finished. Else returns $0.\,$
- Write: sets RX buffer base address

4.8.6 RX SIZE

Address: 0x1A102084 **Reset Value:** 0x00000000




Bit 16 - 0 RX SIZE (R/W) RX buffer size bitfield in bytes. (128kBytes maximum)

- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.

4.8.7 RX CFG

Address: 0x1A102088 Reset Value: 0x00000000



Bit 6 CLR (W) RX channel clear and stop transfer:

- -1'b0: disable
- -1'b1: stop and clear the on-going transfer

Bit 5 **PENDING** (R) RX transfer pending in queue status flag:

- -1'b0: no pending transfer in the queue $\,$
- -1'b1: pending transfer in the queue

Bit 4 EN (R/W) RX channel enable and start transfer bitfield:

-1'b0: disable

-1'b1: enable and start the transfer

This signal is used also to queue a transfer if one is already ongoing.


Bit 0 CONTINOUS (R/W) RX channel continuous mode bitfield:

-1'b0: disabled -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.

4.8.8 TX SADDR

Address: 0x1A102090 **Reset Value:** 0x00000000




Bit 15 - 0 TX SADDR (R/W) TX buffer base address bitfield:

- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.

- Write: sets buffer base address

4.8.9 TX SIZE

Address: 0x1A102094 Reset Value: 0x00000000



Bit 16 - 0 TX SIZE (R/W) TX buffer size bitfield in bytes. (128kBytes maximum)

- Read: returns remaining buffer size to transfer.

- Write: sets buffer size.

4.8.10 TX CFG

Address: 0x1A102098 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									CLR	PENDING	EN				CONTINOUS

Bit 6 CLR (W) TX channel clear and stop transfer bitfield:

-1'b0: disabled

-1'b1: stop and clear the on-going transfer

Bit 5 **PENDING** (R) TX transfer pending in queue status flag:

-1'b0: no pending transfer in the queue

-1'b1: pending transfer in the queue

Bit 4 EN (R/W) TX channel enable and start transfer bitfield:

-1'b0: disabled

-1'b1: enable and start the transfer

This signal is used also to queue a transfer if one is already ongoing.

Bit 0 CONTINOUS (R/W) TX channel continuous mode bitfield:


-1'b0: disabled

-1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.

4.8.11 STATUS

Address: 0x1A1020A0 **Reset Value:** 0x000000000



Bit 1 RX BUSY (R) RX busy status flag:

- 1'b0: no RX transfer on-going

- 1'b1: RX transfer on-going

Bit 0 $\mathbf{TX}_{\mathbf{BUSY}}(R)$ TX busy status flag:

- 1'b0: no TX transfer on-going

- 1'b1: TX transfer on-going

4.8.12 SETUP

Address: 0x1A1020A4 Reset Value: 0x00000000

0
тн

- Bit 31 16 CLKDIV (R/W) UART Clock divider configuration bit field. The baudrate is equal to SOC FREQ/CLKDIV.
 - Bit 9 RX ENA (R/W) RX transceiver configuration bitfield:
 - 1'b0: disabled- 1'b1: enabled
 - Bit 8 TX ENA (R/W) TX transceiver configuration bitfield:
 - 1'b0: disabled
 - 1'b1: enabled
 - Bit 5 CLEAN_FIFO (R/W) In all mode clean the RX fifo, set 1 then set 0 to realize a reset fifo:
 - 1'b0: Stop Clean the RX FIFO.
 - 1'b1: Clean the RX FIFO.
 - Bit 4 **POLLING_EN** (R/W) When in uart read, use polling method to read the data, read interrupt enable flag will be ignored:
 - 1'b0: Do not using polling method to read data.
 - 1'b1: Using polling method to read data. Interrupt enable flag will be ignored.
 - Bit 3 STOP BITS (R/W) Stop bits length bitfield:
 - 1'b0: $\overline{1}$ stop bit
 - 1'b1: 2 stop bits
 - Bit 2 1 BIT LENGTH (R/W) Character length bitfield:
 - 2'b00: 5 bits
 - 2'b01: 6 bits
 - 2'b10: 7 bits
 - 2'b11: 8 bits
 - Bit 0 PARITY ENA (R/W) Parity bit generation and check configuration bitfield:
 - 1'b0: disabled
 - 1'b1: enabled

4.8.13 ERROR

Address: 0x1A1020A8 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														RX_ERR_PARITY	BX_EBR_OVERFLOW

Bit 1 RX_ERR_PARITY (R) RX parity error status flag:

- 1'b0: no error

- 1'b1: RX parity error occurred


Bit 0 RX ERR OVERFLOW (R) RX overflow error status flag:

- 1'b0: no error

- 1'b1: RX overflow error occurred

4.8.14 IRQ EN

Address: 0x1A1020AC Reset Value: 0x00000000



Bit 1 ERROR (R/W) Error interrupt in enable flag:


- 1'b0: Error IRQ disable- 1'b1: Error IRQ enable

Bit 0 RX (R/W) Rx interrupt in enable flag:

- 1'b0: RX IRQ disable- 1'b1: RX IRQ enable

4.8.15 VALID

Address: 0x1A1020B0 Reset Value: 0x00000000




Bit 0 READY (R) Used only in RX polling method to indicate data is ready for read:

- 1'b0: Data is not ready to read

- 1'b1: Data is ready to read

4.8.16 DATA

Address: 0x1A1020B4 Reset Value: 0x00000000



Bit 7 - 0 BYTE (R) RX read data for polling or interrupt

4.8.17 uDMA SPI Command list

The SPI module uses a third uDMA channel (appart from the TX and RX channel) to supply it with a stream of simple configuration commands. This allows to programm complex transactions without involvement of a processor core. The processor prepares the stream of uDMA commands at an appropriate memory location. Then it configures the command channels and the TX/RX channel accordingly. The following list contains all possible uDMA commands.

CMD Name	OP Code	CMD Description
SPI_CMD_CFG	0x0	Sets the configuration for the SPI Master IP
SPI_CMD_SOT	0x1	Sets the Chip Select (CS)
SPI_CMD_SEND_CMD	0x2	Transmits up to 16bits of data sent in the command
SPI_CMD_DUMMY	0x4	Receives a number of dummy bits (not sent to the rx interface)
SPI_CMD_WAIT	0x5	Waits an external event to move to the next instruction
SPI_CMD_TX_DATA	0x6	Sends data (max 256Kbits)
SPI_CMD_RX_DATA	0x7	Receives data (max 256Kbits)
SPI_CMD_RPT	0x8	Repeat the commands until RTP_END for N times
SPI_CMD_EOT	0x9	Clears the Chip Select (CS)
SPI_CMD_RPT_END	0xA	End of the repeat loop command
SPI_CMD_RX_CHECK	0xB	Checks up to 16 bits of data against an expected value
SPI_CMD_FULL_DUPL	0xC	Activate full duplex mode
SPI_CMD_SETUP_UCA	0xD	Sets address for uDMA tx/rx channel
SPI_CMD_SETUP_UCS	0xE	Sets size and starts uDMA tx/rx channel

4.8.18 SPI CMD CFG

Sets the configuration for the SPI Master IP.



• **CPOL**: Sets the clock polarity:

1'b0: CPOL01'b1: CPOL1

- **CPHA**: Sets the clock phase:
 - 1'b0: CPHA0
 - 1'b1: CPHA1

4.8.19 SPI CMD SOT

Sets the Chip Select (CS).

31	28	27	,	1	0
CMD (0x	:1)			CS	3

- **CS**: Sets the chip select (CS):
 - 2'b00: Select CSN0
 - 2'b01: Select CSN1
 - 2'b10: Select CSN2
 - 2'b11: Select CSN3

4.8.20 SPI CMD SEND CMD

Transmits up to 16bits of data sent in the command.

31 2	8 2	7 2		25 20	0	19	16	15 0	
CMD (0x2)) Q	PILS	SB			SIZE		VALUE	

- QPI: Sends the command using QuadSPI.
- LSB: Send the data starting LSB first.
- SIZE: Size in bits of the command ot send. The value written here is num bits-1.
- VALUE: The data to be send. MSB must always be at bit 15 also if SIZE is lower than 16.

4.8.21 SPI CMD DUMMY

Receives a number of dummy bits (not sent to the rx interface)



• CYCLES: Number of dummy cycles to perform.


4.8.22 uDMA SPI Registers

Name	Address	Size	Type	Access	Default	Description
SPIM_RX_SADDR	0x1A102100	32	Config	R/W	0x00000000	RX SPI uDMA
						transfer address of
						associated buffer
SPIM_RX_SIZE	0x1A102104	32	Config	R/W	0x00000000	RX SPI uDMA
						transfer size of
						buffer
SPIM_RX_CFG	0x1A102108	32	Config	R/W	0x00000004	RX SPI uDMA
						transfer configu-
						ration
SPIM_TX_SADDR	0x1A102110	32	Config	R/W	0x00000000	TX SPI uDMA
						transfer address of
						associated buffer
SPIM_TX_SIZE	0x1A102114	32	Config	R/W	0x00000000	TX SPI uDMA
						transfer size of
						buffer
SPIM_TX_CFG	0x1A102118	32	Config	R/W	0x00000000	TX SPI uDMA
						transfer configu-
						ration
SPIM_CMD_SADDR	0x1A102120	32	Config	R/W	0x00000000	CMD SPI uDMA
						transfer address of
						associated buffer
SPIM_CMD_SIZE	0x1A102124	32	Config	R/W	0x00000000	CMD SPI uDMA
						transfer size of
						buffer
SPIM_CMD_CFG	0x1A102128	32	Config	R/W	0x00000004	CMD SPI uDMA
						transfer configu-
						ration

Table 4.11: uDMA SPI

4.8.23 SPIM_CMD_SADDR

Address: 0x1A102120 Reset Value: 0x00000000




Bit 31 - 0 CMD_SADDR (R/W) Configure pointer to memory buffer:

- Read: value of the pointer until transfer is over. Else returns $\boldsymbol{0}$
- Write: set Address Pointer to memory buffer start address

4.8.24 SPIM CMD SIZE

Address: 0x1A102124 **Reset Value:** 0x00000000




Bit 19 - 0 CMD SIZE (R/W) Buffer size in bytes. (1MBytes maximum)

Read: buffer size leftWrite: set buffer size

4.8.25 SPIM CMD CFG

Address: 0x1A102128 **Reset Value:** 0x00000004



Bit 6 CLR (W) Channel clear and stop transfer:

-1'b0: disable -1'b1: enable

Bit 5 **PENDING** (R) Transfer pending in queue status flag:

-1'b0: free -1'b1: pending

Bit 4 EN (R/W) Channel enable and start transfer:

-1'b0: disable -1'b1: enable

This signal is used also to queue a transfer if one is already ongoing.

Bit 2 - 1 **DATASIZE** (R/W) Channel transfer size used to increment uDMA buffer address pointer:

- 2'b00: +1 (8 bits)

- 2'b01: +2 (16 bits)

- 2'b10: +4 (32 bits)(default)

-2'b11: +0

Bit 0 CONTINOUS (R/W) Channel continuous mode:

-1'b0: disable -1'b1: enable

At the end of the buffer the uDMA reloads the address and size and starts a new transfer.

4.8.26 SPIM RX SADDR

Address: 0x1A102100 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RX_SADDR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RX_SADDR														

Bit 31 - 0 RX_SADDR (R/W) Configure pointer to memory buffer:

- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address

4.8.27 SPIM RX SIZE

Address: 0x1A102104 **Reset Value:** 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
												RX_SIZE						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	RX_SIZE																	

Bit 19 - 0 RX SIZE (R/W) Buffer size in bytes. (1MBytes maximum)

- Read: buffer size left
- Write: set buffer size

4.8.28 SPIM RX CFG

Address: 0x1A102108 **Reset Value:** 0x00000004



Bit 6 CLR (W) Channel clear and stop transfer:

-1'b0: disable -1'b1: enable

Bit 5 **PENDING** (R) Transfer pending in queue status flag:

-1'b0: free -1'b1: pending Bit 4 EN (R/W) Channel enable and start transfer:

- -1'b0: disable
- -1'b1: enable


This signal is used also to queue a transfer if one is already ongoing.

- Bit 2 1 DATASIZE (R/W) Channel transfer size used to increment uDMA buffer address pointer:
 - 2'b00: +1 (8 bits)
 - 2'b01: +2 (16 bits)
 - -2'b10: +4 (32 bits)(default)
 - -2'b11: +0
 - Bit 0 CONTINOUS (R/W) Channel continuous mode:
 - -1'b0: disable
 - -1'b1: enable

At the end of the buffer the uDMA reloads the address and size and starts a new transfer.

4.8.29 SPIM TX SADDR


Address: 0x1A102110 **Reset Value:** 0x00000000



- Bit 31 0 TX SADDR (R/W) Configure pointer to memory buffer:
 - Read: value of the pointer until transfer is over. Else returns 0
 - Write: set Address Pointer to memory buffer start address

4.8.30 SPIM_TX_SIZE


Address: 0x1A102114 Reset Value: 0x00000000



- Bit 19 0 TX SIZE (R/W) Buffer size in bytes. (1MBytes maximum)
 - Read: buffer size left
 - Write: set buffer size

4.8.31 SPIM TX CFG

Address: 0x1A102118
Reset Value: 0x00000000



Bit 6 CLR (W) Channel clear and stop transfer:

-1'b0: disable -1'b1: enable

Bit 5 **PENDING** (R) Transfer pending in queue status flag:

-1'b0: free -1'b1: pending

Bit 4 EN (R/W) Channel enable and start transfer:

-1'b0: disable -1'b1: enable

This signal is used also to queue a transfer if one is already ongoing.

Bit 2 - 1 DATASIZE (R/W) Channel transfer size used to increment uDMA buffer address pointer:

- 2'b00: +1 (8 bits)

- 2'b01: +2 (16 bits)

- 2'b10: +4 (32 bits)(default)

-2'b11: +0

Bit 0 CONTINOUS (R/W) Channel continuous mode:

-1'b0: disable -1'b1: enable

At the end of the buffer the uDMA reloads the address and size and starts a new transfer.

4.8.32 I2C uDMA

The I2C uDMA peripheral has two uDMA channel. The RX channel is used to write the data received from an external I2C device to a configured memory location. The TX channel is used to fetch a mixture of configuration commands for the I2C peripheral and actual TX data to send to the external I2C device. The following list contains all possible uDMA commands. The arguments of these commands are supposed to follow the command byte contiguously as follows:

7	4	3	(0
CMD Code				
	Argu	ment		
CMD Code				
	Argu	ment		
CMD_RPT (0xC)				
	Repeat	Count		
CMD_WR (0x8)				
	TX	Data		
	TX	Data		
	TX	Data		

I2C uDMA CMD List

CMD Name	OP Code	CMD Description
I2C_CMD_START	0x0	I2C Start of Transfer command.
I2C_CMD_STOP	0x2	I2C End of Transfer command.
I2C_CMD_RD_ACK	0x4	I2C receive data and acknowledge command.
I2C_CMD_RD_NACK	0x6	I2C receive data and not acknowledge command.
I2C_CMD_WR	0x8	I2C send data and wait acknowledge command.
I2C_CMD_WAIT	0xA	I2C wait dummy cycles command.
I2C_CMD_RPT	0xC	I2C next command repeat command.
I2C_CMD_CFG	0xE	I2C configuration command.
I2C_CMD_WAIT_EV	0x1	I2C wait uDMA external event command.

I2C_CMD_START

Command Description I2C Start of Transfer command.

Parameter None

I2C_CMD_STOP

Command Description I2C End of Transfer command.

Parameter None

I2C_CMD_RD_ACK

Command Description I2C receive data and acknowledge command.

Parameter None

I2C CMD RD NACK

Command Description I2C receive data and not acknowledge command.

Parameter None

I2C CMD WR

Command Description I2C send data and wait acknowledge command.

Parameter The value following the I2C_CMD_WR command indicates byte value to transmit or multiple byte values to transmit if this command is preceded by a I2C_CMD_RPT command.

Parameter Size 1 byte or many bytes if preceded by a I2C CMD RPT command.

I2C CMD WAIT

Command Description I2C wait dummy cycles command.

Parameter The value following the I2C_CMD_WAIT command indicates I2C dummy clock cycles value.

Parameter Size 1 byte.

I2C CMD_RPT

Command Description I2C next command repeat command.

Parameter The value following the I2C_CMD_RPT command indicates number of times to repeat next command.

Parameter Size 1 byte.

I2C_CMD_CFG

Command Description I2C configuration command.

Parameter The value following the I2C_CMD_CFG command indicates I2C clock divider 16bits value related to SoC clock frequency. MSB byte is sent first.

Parameter Size 2 bytes.

I2C_CMD_WAIT_EV

Command Description I2C wait uDMA external event command.

 $\label{lem:parameter} \textbf{Parameter} \quad \text{The value following the I2C_CMD_WAIT_EV command indicates selected uDMA external event ID.}$

Parameter Size 1 byte (bit[1:0] – event_id).


4.8.33 uDMA I2C0 Registers

Name	Address	Size	Type	Access	Default	Description
RX_SADDR	0x1A102180	32	Config	R/W	0x00000000	uDMA RX I2C buffer
						base address configura-
						tion register.
RX_SIZE	0x1A102184	32	Config	R/W	0x00000000	uDMA RX I2C buffer size
						configuration register.
RX_CFG	0x1A102188	32	Config	R/W	0x00000000	uDMA RX I2C stream
						configuration register.
TX_SADDR	0x1A102190	32	Config	R/W	0x00000000	uDMA TX I2C buffer
						base address configura-
						tion register.
TX_SIZE	0x1A102194	32	Config	R/W	0x00000000	uDMA TX I2C buffer size
						configuration register.
TX_CFG	0x1A102198	32	Config	R/W	0x00000000	uDMA TX I2C stream
						configuration register.
CMD_SADDR	0x1A1021A0	32	Config	R/W	0x00000000	uDMA CMD I2C buffer
						base address configura-
						tion register.
CMD_SIZE	0x1A1021A4	32	Config	R/W	0x00000000	uDMA CMD I2C buffer
						size configuration regis-
						ter.
CMD_CFG	0x1A1021A8	32	Config	R/W	0x00000000	uDMA CMD I2C stream
						configuration register.
STATUS	0x1A1021B0	32	Status	R/W	0x00000000	uDMA I2C Status regis-
						ter.
SETUP	0x1A1021B4	32	Config	R/W	0x00000000	uDMA I2C Configuration
						register.

Table 4.13: uDMA I2C0 $\,$

4.8.34 RX SADDR

Address: 0x1A102180 **Reset Value:** 0x00000000



Bit 20 - 0 RX SADDR (R/W) RX buffer base address bitfield:

- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address

4.8.35 RX SIZE

Address: 0x1A102184 **Reset Value:** 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]	RX_	SIZE	5
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RX SIZE														

Bit 19 - 0 RX SIZE (R/W) RX buffer size bitfield in bytes. (128kBytes maximum)

- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.

4.8.36 RX CFG

Address: 0x1A102188 Reset Value: 0x00000000



- Bit 6 CLR (W) RX channel clear and stop transfer:
 - -1'b0: disable
 - -1'b1: stop and clear the on-going transfer
- Bit 5 **PENDING** (R) RX transfer pending in queue status flag:
 - -1'b0: no pending transfer in the queue
 - -1'b1: pending transfer in the queue
- Bit 4 EN (R/W) RX channel enable and start transfer bitfield:
 - -1'b0: disable
 - -1'b1: enable and start the transfer

This signal is used also to queue a transfer if one is already ongoing.

Bit 0 CONTINOUS (R/W) RX channel continuous mode bitfield:

-1'b0: disabled -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a

new transfer.

4.8.37 TX_SADDR

Address: 0x1A102190 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
												$TX_{\underline{}}$	_SAI	DDR	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TX_SADDR														

Bit 20 - 0 TX_SADDR (R/W) TX buffer base address bit field:

- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address

4.8.38 TX_SIZE

Address: 0x1A102194 **Reset Value:** 0x00000000


TX_SIZE 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TX SIZE	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													,	ΓX_{-}	SIZE	Ē
TX SIZE	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit 19 - 0 TX SIZE (R/W) TX buffer size bitfield in bytes. (128kBytes maximum)

- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.

4.8.39 TX_CFG

Address: 0x1A102198 **Reset Value:** 0x00000000



- Bit 6 CLR (W) TX channel clear and stop transfer bitfield:
 - -1'b0: disabled
 - -1'b1: stop and clear the on-going transfer
- Bit 5 **PENDING** (R) TX transfer pending in queue status flag:
 - -1'b0: no pending transfer in the queue
 - -1'b1: pending transfer in the queue
- Bit 4 EN (R/W) TX channel enable and start transfer bitfield:
 - -1'b0: disabled
 - -1'b1: enable and start the transfer


This signal is used also to queue a transfer if one is already ongoing.

- Bit 0 CONTINOUS (R/W) TX channel continuous mode bitfield:
 - -1'b0: disabled
 - -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.

4.8.40 CMD SADDR


Address: 0x1A1021A0 Reset Value: 0x00000000



- Bit 20 0 CMD SADDR (R/W) CMD buffer base address bitfield:
 - Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
 - Write: sets buffer base address

4.8.41 CMD SIZE


Address: 0x1A1021A4 Reset Value: 0x00000000



- Bit 19 0 CMD_SIZE (R/W) CMD buffer size bitfield in bytes. (128kBytes maximum)
 - Read: returns remaining buffer size to transfer.
 - Write: sets buffer size.

4.8.42 CMD CFG

Address: 0x1A1021A8 **Reset Value:** 0x00000000



- Bit 6 CLR (W) CMD channel clear and stop transfer bitfield:
 - -1'b0: disabled
 - -1'b1: stop and clear the on-going transfer
- Bit 5 **PENDING** (R) CMD transfer pending in queue status flag:
 - -1'b0: no pending transfer in the queue
 - -1'b1: pending transfer in the queue
- Bit 4 EN (R/W) CMD channel enable and start transfer bitfield:
 - -1'b0: disabled
 - -1'b1: enable and start the transfer


This signal is used also to queue a transfer if one is already ongoing.

- Bit 0 CONTINOUS (R/W) CMD channel continuous mode bit field:
 - -1'b0: disabled
 - -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.

4.8.43 STATUS


Address: 0x1A1021B0 Reset Value: 0x00000000



- Bit 2 ACK (R) I2C ack flag, can be polling for busy:
 - 1'b0: ACK
 - 1'b1: NAK
- Bit 1 ARB LOST (R/W) I2C arbitration lost status flag:
 - 1'b0: no error
 - 1'b1: arbitration lost error
- Bit 0 BUSY (R/W) I2C bus busy status flag:
 - 1'b0: no transfer on-going
 - 1'b1: transfer on-going

4.8.44 SETUP

Address: 0x1A1021B4 **Reset Value:** 0x00000000



Bit 0 DO_RST (R/W) Reset command used to abort the on-going transfer and clear busy and arbitration lost status flags.

4.8.45 uDMA I2C1 Registers

Name	Address	Size	Type	Access	Default	Description
RX_SADDR	0x1A102200	32	Config	R/W	0x00000000	uDMA RX I2C buffer
						base address configura-
						tion register.
RX_SIZE	0x1A102204	32	Config	R/W	0x00000000	uDMA RX I2C buffer size
						configuration register.
RX_CFG	0x1A102208	32	Config	R/W	0x00000000	uDMA RX I2C stream
						configuration register.
TX_SADDR	0x1A102210	32	Config	R/W	0x00000000	uDMA TX I2C buffer
						base address configura-
						tion register.
TX_SIZE	0x1A102214	32	Config	R/W	0x00000000	uDMA TX I2C buffer size
						configuration register.
TX_CFG	0x1A102218	32	Config	R/W	0x00000000	uDMA TX I2C stream
						configuration register.
CMD_SADDR	0x1A102220	32	Config	R/W	0x00000000	uDMA CMD I2C buffer
						base address configura-
						tion register.
CMD_SIZE	0x1A102224	32	Config	R/W	0x00000000	uDMA CMD I2C buffer
						size configuration regis-
						ter.
CMD_CFG	0x1A102228	32	Config	R/W	0x00000000	uDMA CMD I2C stream
						configuration register.
STATUS	0x1A102230	32	Status	R/W	0x00000000	uDMA I2C Status regis-
						ter.
SETUP	0x1A102234	32	Config	R/W	0x00000000	uDMA I2C Configuration
						register.

Table 4.14: uDMA I2C1

4.8.46 RX_SADDR

Address: 0x1A102200 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
												RX_{-}	_SAI	DDR	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RX_SADDR														

Bit 20 - 0 RX SADDR (R/W) RX buffer base address bitfield:

- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address

4.8.47 RX_SIZE

Address: 0x1A102204 Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]	RX_	SIZE	E
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RX_SIZE														

Bit 19 - 0 RX SIZE (R/W) RX buffer size bitfield in bytes. (128kBytes maximum)

- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.

4.8.48 RX CFG

Address: 0x1A102208 **Reset Value:** 0x00000000



- Bit 6 CLR (W) RX channel clear and stop transfer:
 - -1'b0: disable
 - -1'b1: stop and clear the on-going transfer
- Bit 5 **PENDING** (R) RX transfer pending in queue status flag:
 - -1'b0: no pending transfer in the queue
 - -1'b1: pending transfer in the queue
- Bit 4 EN (R/W) RX channel enable and start transfer bitfield:
 - -1'b0: disable
 - -1'b1: enable and start the transfer

This signal is used also to queue a transfer if one is already ongoing.

Bit 0 CONTINOUS (R/W) RX channel continuous mode bitfield:

-1'b0: disabled -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a

new transfer.

4.8.49 TX_SADDR

Address: 0x1A102210 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
												$TX_{\underline{}}$	_SAI	DDR	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TX_SADDR														

Bit 20 - 0 TX_SADDR (R/W) TX buffer base address bit field:

- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address

4.8.50 TX_SIZE

Address: 0x1A102214 **Reset Value:** 0x00000000


TX_SIZE 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TX SIZE	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													,	ΓX_{-}	SIZE	Ē
TX SIZE	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit 19 - 0 TX SIZE (R/W) TX buffer size bitfield in bytes. (128kBytes maximum)

- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.

4.8.51 TX_CFG

Address: 0x1A102218 **Reset Value:** 0x00000000



- Bit 6 CLR (W) TX channel clear and stop transfer bitfield:
 - -1'b0: disabled
 - -1'b1: stop and clear the on-going transfer
- Bit 5 **PENDING** (R) TX transfer pending in queue status flag:
 - -1'b0: no pending transfer in the queue
 - -1'b1: pending transfer in the queue
- Bit 4 EN (R/W) TX channel enable and start transfer bitfield:
 - -1'b0: disabled
 - -1'b1: enable and start the transfer


This signal is used also to queue a transfer if one is already ongoing.

- Bit 0 CONTINOUS (R/W) TX channel continuous mode bitfield:
 - -1'b0: disabled
 - -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.

4.8.52 CMD SADDR


Address: 0x1A102220 Reset Value: 0x00000000



- Bit 20 0 CMD SADDR (R/W) CMD buffer base address bitfield:
 - Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
 - Write: sets buffer base address

4.8.53 CMD SIZE


Address: 0x1A102224 Reset Value: 0x00000000



- Bit 19 0 CMD_SIZE (R/W) CMD buffer size bitfield in bytes. (128kBytes maximum)
 - Read: returns remaining buffer size to transfer.
 - Write: sets buffer size.

4.8.54 CMD CFG

Address: 0x1A102228 **Reset Value:** 0x00000000



- Bit 6 CLR (W) CMD channel clear and stop transfer bitfield:
 - -1'b0: disabled
 - -1'b1: stop and clear the on-going transfer
- Bit 5 **PENDING** (R) CMD transfer pending in queue status flag:
 - -1'b0: no pending transfer in the queue
 - -1'b1: pending transfer in the queue
- Bit 4 EN (R/W) CMD channel enable and start transfer bitfield:
 - -1'b0: disabled
 - -1'b1: enable and start the transfer


This signal is used also to queue a transfer if one is already ongoing.

- Bit 0 CONTINOUS (R/W) CMD channel continuous mode bit field:
 - -1'b0: disabled
 - -1'b1: enabled

At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.

4.8.55 STATUS


Address: 0x1A102230 Reset Value: 0x00000000



- Bit 2 ACK (R) I2C ack flag, can be polling for busy:
 - 1'b0: ACK
 - 1'b1: NAK
- Bit 1 ARB LOST (R/W) I2C arbitration lost status flag:
 - 1'b0: no error
 - 1'b1: arbitration lost error
- Bit 0 BUSY (R/W) I2C bus busy status flag:
 - 1'b0: no transfer on-going
 - 1'b1: transfer on-going

4.8.56 SETUP

Address: 0x1A102234 **Reset Value:** 0x00000000



Bit 0 DO_RST (R/W) Reset command used to abort the on-going transfer and clear busy and arbitration lost status flags.


4.8.57 uDMA I2S Registers

Name	Address	Size	Type	Access	Default	Description
I2S_RX_SADDR	0x1A102300	32	Config	R/W	0x00000000	RX Channel 0 I2S uDMA transfer address of associated buffer
I2S_RX_SIZE	0x1A102304	32	Config	R/W	0x00000000	RX Channel 0 I2S uDMA transfer size of buffer
I2S_RX_CFG	0x1A102308	32	Config	R/W	0x00000004	RX Channel 0 I2S uDMA transfer configu- ration
I2S_TX_SADDR	0x1A102310	32	Config	R/W	0x00000000	TX Channel I2S uDMA transfer address of associ- ated buffer
I2S_TX_SIZE	0x1A102314	32	Config	R/W	0x00000000	TX Channel I2S uDMA transfer size of buffer
I2S_TX_CFG	0x1A102318	32	Config	R/W	0x00000004	TX Channel I2S uDMA transfer configuration
I2S_CLKCFG_SETUP	0x1A102320	32	Config	R/W	0x00000000	Clock configuration for both master, slave and pdm
I2S_SLV_SETUP	0x1A102324	32	Config	R/W	0x00000000	Configuration of I2S slave
I2S_MST_SETUP	0x1A102328	32	Config	R/W	0x00000000	Configuration of I2S master
I2S_PDM_SETUP	0x1A10232C	32	Config	R/W	0x00000000	Configuration of PDM module

Table 4.15: uDMA I2S

4.8.58 I2S_RX_SADDR

Address: 0x1A102300 Reset Value: 0x00000000




Bit 15 - 0 RX_SADDR (R/W) Configure pointer to memory buffer:

- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address

4.8.59 I2S RX SIZE

Address: 0x1A102304 Reset Value: 0x00000000




Bit 16 - 0 RX SIZE (R/W) Buffer size in byte. (128kBytes maximum)

- Read: buffer size left
- Write: set buffer size

4.8.60 I2S_RX_CFG

Address: 0x1A102308 Reset Value: 0x00000004



Bit 6 CLR (W) Channel clear and stop transfer:

-1'b0: disable -1'b1: enable

Bit 5 **PENDING** (R) Transfer pending in queue status flag:

-1'b0: free -1'b1: pending

Bit 4 EN (R/W) Channel enable and start transfer:

- -1'b0: disable
- -1'b1: enable

This signal is used also to queue a transfer if one is already ongoing.

Bit 2 - 1 DATASIZE (R/W) Channel transfer size used to increment uDMA buffer address pointer:

- 2'b00: +1 (8 bits)
- 2'b01: +2 (16 bits)
- 2'b10: +4 (32 bits)
- -2'b11: +0


Bit 0 CONTINOUS (R/W) Channel continuous mode:

- -1'b0: disable
- -1'b1: enable

At the end of the buffer the uDMA reloads the address and size and starts a new transfer.

4.8.61 I2S_TX_SADDR

Address: 0x1A102310 Reset Value: 0x00000000




Bit 15 - 0 TX SADDR (R/W) Configure pointer to memory buffer:

- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address

4.8.62 I2S_TX_SIZE

Address: 0x1A102314 **Reset Value:** 0x000000000



Bit 16 - 0 TX SIZE (R/W) Buffer size in byte. (128kBytes maximum)

- Read: buffer size left
- Write: set buffer size

4.8.63 I2S_TX_CFG

Address: 0x1A102318 Reset Value: 0x00000004

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									CLR	PENDING	EN		DATA	ASIZE	CONTINOUS

Bit 6 CLR (R/W) Channel clear and stop transfer:

-1'b0: disable -1'b1: enable

Bit 5 **PENDING** (R) Transfer pending in queue status flag:

-1'b0: free -1'b1: pending

Bit 4 EN (R/W) Channel enable and start transfer:

-1'b0: disable -1'b1: enable

This signal is used also to queue a transfer if one is already ongoing.

Bit 2 - 1 DATASIZE (R/W) Channel transfer size used to increment uDMA buffer address pointer:

- 2'b00: +1 (8 bits)

- 2'b01: +2 (16 bits)

- 2'b10: +4 (32 bits)

-2'b11: +0

Bit 0 CONTINOUS (R/W) Channel continuous mode:

-1'b0: disable -1'b1: enable

At the end of the buffer the uDMA reloads the address and size and starts a new transfer.

4.8.64 I2S_CLKCFG_SETUP

Address: 0x1A102320 **Reset Value:** 0x000000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MASTER_NUM	MASTER_EXT	SLAVE_NUM	SLAVE_EXT		PDM_CLK_EN	MASTER_CLK_EN	SLAVE_CLK_EN		CC	OMM	ION	_CL	K_D	IV	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				11 10 9 8 7 6 5 4 3 2 1 0 CLK_DIV MASTER_CLK_DIV											

Bit 31 MASTER_NUM (R/W) Selects master clock source(either ext or generated):

-1'b0:selects master

-1'b1:selects slave

Bit 30 MASTER EXT (R/W) When set uses external clock for master

Bit 29 SLAVE NUM (R/W) Selects slave clock source(either ext or generated):

-1'b0:selects master

-1'b1:selects slave

Bit 28 SLAVE EXT (R/W) When set uses external clock for slave

Bit 26 PDM CLK EN (R/W) When enabled slave output clock is taken from PDM module

Bit 25 MASTER CLK EN (R/W) Enables Master clock

Bit 24 $SLAVE_CLK_EN$ (R/W) Enables Slave clock


Bit 23 - 16 COMMON CLK DIV (R/W) MSBs of both master and slave clock divider

Bit 15 - 8 **SLAVE** CLK DIV (R/W) LSB of slave clock divider

Bit 7 - 0 MASTER CLK DIV (R/W) LSB of master clock divider

4.8.65 I2S SLV SETUP

Address: 0x1A102324 Reset Value: 0x00000000



Bit 31 $SLAVE_EN$ (R/W) Enables the Slave

Bit 17 SLAVE_2CH (R/W) Enables both channels


Bit 16 SLAVE LSB (R/W) Enables LSB shifting

Bit 12 - 8 SLAVE_BITS (R/W) Sets how many bits per word

Bit 2 - 0 SLAVE WORDS (R/W) Sets how many words for each I2S phase

4.8.66 I2S MST SETUP

Address: 0x1A102328 Reset Value: 0x00000000



Bit 31 MASTER EN (R/W) Enables the Master

Bit 17 MASTER_2CH (R/W) Enables both channels


Bit 16 MASTER_LSB (R/W) Enables LSB shifting

Bit 12 - 8 MASTER_BITS (R/W) Sets how many bits per word

Bit 2 - 0 MASTER_WORDS (R/W) Sets how many words for each I2S phase

4.8.67 I2S PDM SETUP

Address: 0x1A10232C Reset Value: 0x00000000



Bit 12 - 3 $\operatorname{\mathbf{PDM}}$ DECIMATION (R/W) Sets the decimation ratio of the filter

Bit 2 - 0 $\mathbf{PDM_SHIFT}$ (R/W) Shifts the output of the filter

4.8.68 uDMA Camera Interface Registers


Name	Address	Size	Type	Access	Default	Description
CAM_RX_SADDR	0x1A102380	32	Config	R/W	0x00000000	RX Cam-
						era uDMA
						transfer
						address
						of associ-
						ated buffer
						register
CAM_RX_SIZE	0x1A102384	32	Config	R/W	0x00000000	RX Cam-
						era uDMA
						transfer
						size of
						buffer
						register
CAM_RX_CFG	0x1A102388	32	Config	R/W	0x00000000	RX Cam-
						era uDMA
						transfer
						config-
						uration
						register
CAM_CFG_GLOB	0x1A1023A0	32	Config	R/W	0x00000000	Global con-
						figuration
						register
CAM_CFG_LL	0x1A1023A4	32	Config	R/W	0x00000000	Lower Left
						corner con-
						figuration
						register

CAM_CFG_UR	0x1A1023A8	32	Config	R/W	0x00000000	Upper
						Right
						corner con-
						figuration
						register
CAM_CFG_SIZE	0x1A1023AC	32	Config	R/W	0x00000000	Horizontal
						Resolution
						config-
						uration
						register
CAM_CFG_FILTER	0x1A1023B0	32	Config	R/W	0x00000000	RGB co-
						efficients
						config-
						uration
						register
CAM_VSYNC_POLARITY	0x1A1023B4	32	Config	R/W	0x00000000	VSYNC
						Polarity
						register

Table 4.16: uDMA Camera Interface

4.8.69 CAM_RX_SADDR

Address: 0x1A102380 **Reset Value:** 0x00000000




Bit 15 - 0 RX_SADDR (R/W) Configure pointer to memory buffer:

- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address

4.8.70 CAM_RX_SIZE

Address: 0x1A102384 Reset Value: 0x00000000



Bit 16 - 0 RX SIZE (R/W) Buffer size in bytes. (128kBytes maximum)

Read: buffer size leftWrite: set buffer size

NOTE: Careful with size in byte. If you use uncompressed pixel data mapped on 16 bits, you have to declare buffer size in bytes even if buffer type is short.

4.8.71 CAM RX CFG

Address: 0x1A102388
Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									CLR	PENDING	EN		DATA	ASIZE	CONTINOUS

Bit 6 CLR (W) Channel clear and stop transfer:

-1'b0: disable -1'b1: enable

Bit 5 **PENDING** (R) Transfer pending in queue status flag:

-1'b0: free -1'b1: pending

Bit 4 EN (R/W) Channel enable and start transfer:

-1'b0: disable -1'b1: enable

This signal is used also to queue a transfer if one is already ongoing.

Bit 2 - 1 DATASIZE (R/W) Channel transfer size used to increment uDMA buffer address pointer:

- 2'b00: +1 (8 bits)

- 2'b01: +2 (16 bits)

- 2'b10: +4 (32 bits)

-2'b11: +0


Bit 0 CONTINOUS (R/W) Channel continuous mode:

-1'b0: disable -1'b1: enable

At the end of the buffer the uDMA reloads the address and size and starts a new transfer.

4.8.72 CAM CFG GLOB

Address: 0x1A1023A0 Reset Value: 0x00000000



Bit 31 EN (R/W) Enable data rx from camera interface.

The enable/disable happens only at the start of a frame.

- 1'b0: disable- 1'b1: enable
- Bit 14 11 **SHIFT** (R/W) Right shift of final pixel value (DivFactor)

NOTE: not used if FORMAT == BYPASS

- Bit 10 8 **FORMAT** (R/W) Input frame format:
 - 3'b000: RGB565
 - 3'b001: RGB555
 - 3'b010: RGB444
 - 3'b100: BYPASS_LITEND- 3'b101: BYPASS_BIGEND
 - Bit 7 FRAMESLICE EN (R/W) Input frame slicing:
 - ${\sf -1'b0:\ disable}$
 - 1'b1: enable
- Bit 6 1 FRAMEDROP_VAL (R/W) Sets how many frames should be dropped after each received.
 - Bit 0 **FRAMEDROP** EN (R/W) Frame dropping:
 - 1'b0: disable
 - 1'b1: enable

4.8.73 CAM_CFG_LL

Address: 0x1A1023A4 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					F	RAN	/IESI	LICE	LL	Y					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAMESLICE_LLX															

- Bit 31 16 FRAMESLICE LLY (R/W) Y coordinate of lower left corner of slice
- Bit 15 0 FRAMESLICE_LLX (R/W) X coordinate of lower left corner of slice

4.8.74 CAM CFG UR

Address: 0x1A1023A8 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					\mathbf{F}	RAM	IESL	ICE	UR	^{2}Y					
								_		_					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAMESLICE URX															
										-					

Bit 31 - 16 FRAMESLICE_URY (R/W) Y coordinate of upper right corner of slice

Bit 15 - 0 FRAMESLICE_URX (R/W) X coordinate of upper right corner of slice

4.8.75 CAM CFG SIZE

Address: 0x1A1023AC Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						I	ROW	LEN	J						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit 31 - 16 ROWLEN (R/W) Horizontal Resolution. It is used for slice mode. Value set into the bitfield must be equal to (rowlen-1).

4.8.76 CAM_CFG_FILTER

Address: 0x1A1023B0 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
										F	R_C)EF	F		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	G_COEFF									Ε	3_C	OEF.	F		


Bit 23 - 16 R_COEFF (R/W) Coefficient that multiplies the R component NOTE: not used if FORMAT == BYPASS

Bit 15 - 8 **G_COEFF** (R/W) Coefficient that multiplies the G component NOTE: not used if FORMAT == BYPASS

Bit 7 - 0 **B_COEFF** (R/W) Coefficient that multiplies the B component NOTE: not used if FORMAT == BYPASS

4.8.77 CAM_VSYNC_POLARITY

Address: 0x1A1023B4 Reset Value: 0x00000000



Bit 0 VSYNC_POLARITY (R/W) Set vsync polarity of CPI. - 1'b0: Active 0 - 1'b1: Active 1

4.8.78 uDMA Filter Registers


Name	Address	Size	Type	Access	Default	Description
REG_TX_CH0_ADD	0x1A102400	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 0 address reg-
						ister
REG_TX_CH0_CFG	0x1A102404	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 0 configura-
						tion register
REG_TX_CH0_LEN0	0x1A102408	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 0 length0 reg-
						ister
REG_TX_CH0_LEN1	0x1A10240C	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 0 length1 reg-
						ister
REG_TX_CH0_LEN2	0x1A102410	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 0 length2 reg-
						ister
REG_TX_CH1_ADD	0x1A102414	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 1 address reg-
						ister
REG_TX_CH1_CFG	0x1A102418	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 1 configura-
						tion register
REG_TX_CH1_LEN0	0x1A10241C	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 1 length0 reg-
						ister
REG_TX_CH1_LEN1	0x1A102420	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 1 length1 reg-
						ister
REG_TX_CH1_LEN2	0x1A102424	32	Config	R/W	0x00000000	FILTER tx chan-
						nel 1 length2 reg-
						ister
REG_RX_CH_ADD	0x1A102428	32	Config	R/W	0x00000000	FILTER RX
						channel address
						register
REG_RX_CH_CFG	0x1A10242C	32	Config	R/W	0x00000000	FILTER RX
						channel configu-
						ration register
REG_RX_CH_LEN0	0x1A102430	32	Config	R/W	0x00000000	FILTER RX
						channel length0
						register
REG_RX_CH_LEN1	0x1A102434	32	Config	R/W	0x00000000	FILTER RX
						channel length1
						register
REG_RX_CH_LEN2	0x1A102438	32	Config	R/W	0x00000000	FILTER RX
						channel length2
						register

REG_AU_CFG	0x1A10243C	32	Config	R/W	0x00000000	FILTER arith-
						metic unit
						configuration
						register
REG_AU_REG0	0x1A102440	32	Config	R/W	0x00000000	FILTER arith-
						metic unit 0
						register
REG_AU_REG1	0x1A102444	32	Config	R/W	0x00000000	FILTER arith-
						metic unit 1
						register
REG_BINCU_TH	0x1A102448	32	Config	R/W	0x00000000	FILTER bina-
						rization thresh-
						old register
REG_BINCU_CNT	0x1A10244C	32	Config	R/W	0x00000000	FILTER bina-
						rization count
						register
REG_BINCU_SETUP	0x1A102450	32	Config	R/W	0x00000000	FILTER bina-
						rization datasize
						format register
REG_BINCU_VAL	0x1A102454	32	Status	R	0x00000000	FILTER bina-
						rization result
						count register
REG_FILT	0x1A102458	32	Config	R/W	0x00000000	FILTER control
						mode register
REG_FILT_CMD	0x1A10245C	32	Config	R/W	0x00000000	FILTER start
						register
REG_STATUS	0x1A102460	32	Status	R/W	0x00000000	FILTER status
						register

Table 4.17: uDMA Filter

4.8.79 REG_TX_CH0_CFG

Address: 0x1A102404 Reset Value: 0x00000000



Bit 9 - 8 $\mathbf{MODE}\ (R)$ Data transfer mode:


- 2'b00: Linear
- 2'b01: Sliding
- 2;b10:Circular
- 2;b11:2D

Bit 1 - 0 **SIZE** (R) Data transfer format:

- 2'b00: 8-bit
- 2'b01:16-bit
- -2;b10:32-bit

4.8.80 REG_TX_CH1_CFG

Address: 0x1A102418
Reset Value: 0x00000000



Bit 9 - 8 MODE (R/W) Data transfer mode:


- 2'b00: Linear- 2'b01: Sliding- 2;b10:Circular- 2;b11:2D

Bit 1 - 0 **SIZE** (R) Data transfer format:

- 2'b00: 8-bit- 2'b01:16-bit- 2'b10:32-bit

4.8.81 REG RX CH CFG

Address: 0x1A10242C Reset Value: 0x00000000



Bit 9 - 8 MODE (R/W) Data transfer mode:

- 2'b00: Linear- 2'b01: Sliding- 2;b10:Circular- 2;b11:2D

Bit 1 - 0 SIZE (R/W) Data transfer format:

- 2'b00: 8-bit- 2'b01:16-bit- 2;b10:32-bit

4.8.82 REG AU CFG

Address: 0x1A10243C Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
												S	HIF	Т	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					МО	DE								BYPASS	SIGNED

Bit 20 - 16 SHIFT (R/W) Arithmetic Unit shift window size, (0-31).

Bit 11 - 8 MODE (R/W) Arithmetic Unit mode:

- -4'b0000: AU_MODE_AxB
- -4'b0001: $AU_MODE_AxB+REG0$
- -4'b0010: AU_MODE_AxB accumulation
- -4'b0011: AU_MODE_AxA
- -4'b0100: AU MODE AxA+B
- -4'b0101: AU MODE AxA-B
- -4'b0110: AU MODE AxA accumulation
- -4'b0111: AU MODE AxA+REG0
- -4'b1000: AU_MODE_AxREG1
- -4'b1001: $AU_MODE_AxREG1+B$
- -4'b1010: AU_MODE_AxREG1-B
- -4'b1011: AU MODE AxREG1+REG0
- -4'b1100: AU MODE AxREG1 accumulation
- -4'b1101: AU MODE A+B
- -4'b1110: AU MODE A-B
- -4'b1111: AU MODE A+REG0

Bit 1 BYPASS (R/W) Arithmetic Unit bypass or not.

- -1'b0: not bypass AU
- -1'b1: bypass AU


Bit 0 **SIGNED** (R/W) Arithmetic Unit result signed or not.

-1'b0: not signed

-1'b1: signed

4.8.83 REG BINCU CNT

Address: 0x1A10244C Reset Value: 0x00000000




Bit 31 EN (R/W) Binarization and counting unit enable:

-1'b0: not enable -1'b1: enable

Bit 19 - 0 COUNT (R/W) Binarization and counting unit count value set.

4.8.84 REG FILT CMD


Address: 0x1A10245C Reset Value: 0x00000000



Bit 0 START (R/W) Filter start flag, write only, write 1 to start the filter :

4.8.85 REG STATUS

Address: 0x1A102460 **Reset Value:** 0x00000000



Bit 0 **DONE** (R/W) Filter done flag, write 1 to clear the flag:

-1'b0: Filter process is not finished -1'b1: Filter process is finished

5 Debug Module for External Debug Support

The debug module in PULPISSIMO is compliant with the RISC-V External Debug Support specification v1.13.1. For more details please take a look at the documentation in the debug module folder and consult the RISC-V External Debug Support specification.