
# PULPissimo: Datasheet



The PULP team pulp-info@list.ee.ethz.ch

# **Contents**

1	Ove	rview		4
2	Men	nory M	ар	6
3	CPU	Core		7
4	Peri	pherals		9
	4.1	FLL .		10
		4.1.1	SoC FLL registers	10
		4.1.2	STATUS	10
		4.1.3	CFG1	10
		4.1.4	CFG2	11
		4.1.5	INTEG	12
	4.2	GPIO		13
		4.2.1	PADDIR (Pad Direction)	13
		4.2.2	PADIN (Input Values)	13
		4.2.3	PADOUT (Output Values)	13
		4.2.4	INTEN (Interrupt Enable)	14
		4.2.5	INTTYPE0 (Interrupt Type 0)	14
		4.2.6	INTTYPE1 (Interrupt Type 1)	14
		4.2.7	INTSTATUS (Interrupt Status)	15
		4.2.8	GPIOEN (GPIO Enable)	15
		4.2.9	PADCFG0-7 (Pad Configuration Registers 0-7)	15
	4.3	SoC C	ontrol	16
		4.3.1	Info	16
		4.3.2	Boot Address	16
		4.3.3	Fetch Enable	16
		4.3.4	PAD Mux	17
		4.3.5	PAD Configuration	17
		4.3.6	JTAG Register	17
		4.3.7	Core Status	18
		4.3.8	FLL Clock Select	18
	4.4	Event/	Interrupt Controller	19
		4.4.1	Mask	19
		4.4.2	Interrupt	19
		4.4.3	Int Ack	19
		4.4.4	FIFO Content	20
	4.5	SoC E	vent Generator	21
		4.5.1	SoC Event Generator registers	21
		4.5.2	SW_EVENT	23
		4.5.3	FC MASK $X$ , $X = 07$	23

		4.5.4	$PR\_MASKX, X = 07$	23
		4.5.5	ERRX, X = 07	24
		4.5.6	TIMER_LO	24
		4.5.7	TIMER_HI	24
	4.6	APB 7	Timer	26
		4.6.1	APB Timer registers	26
		4.6.2	CFG_LO	27
		4.6.3	CFG_HI	27
		4.6.4	CNT_LO	28
		4.6.5	CNT_HI	29
		4.6.6	CMP_LO	29
		4.6.7	CMP_HI	29
		4.6.8	START_LO	30
		4.6.9	START_HI	30
5	Deb	ug Mo	dule for External Debug Support	31

# 1 Overview

PULPISSIMO is a 32 bit RI5CY single-core System-on-a-Chip. PULPISSIMO is the second version of the PULPINO system and it can be extended with the multi-core cluster of the PULP project.

Differently from the simpler PULPINO system, PULPISSIMO uses a more complex memory subsystem, an autonoumous I/O subsystem which uses the uDMA, new peripherals (eg the camera interface) and a new SDK.

Figure 1.1 shows a simplified block diagram of the SoC. As for PULPINO, PULPISSIMO can be configured at design time to use either the RISC-V or ZERO-RISCY. The peripherals are connected to the UDMA which transfers the date to the memory subsystem efficiently. The JTAG and the AXI plug have also access to the SoC. The AXI plug can be used to extend the microcontroller with a multi-core cluster or an accelerator. As for PULPINO, the advanced debug unit is used to access to system and core registers, memories and memory-mapped IO via JTAG. A logarithmic interconnect allows to link the core and the UDMA to the memory banks simultaneously.




Figure 1.1: PULPISSIMO Overview.

PULPISSIMO is mainly targeted at RTL simulation and ASICs. The FPGA versions has not yet been implemented.

# 2 Memory Map

Figure 2.1 shows the default memory-map of PULPISSIMO, whereas Please, consult the uDMA documentation for the peripherals attached to the uDMA memory-map of configuration.




Figure 2.1: PULPISSIMO memory-map.

# 3 CPU Core

PULPISSIMO supports both the RISC-V and the ZERO-RISCY RI5CY core. The two cores have the same external interfaces and are thus plug-compatible. Figure 3.1 and 3.2 show the two cores architectures.

For debugging purposes, all core registers have been memory mapped which allows to them to be accessed over the logaritmic-interconnect subsystem. The debug unit inside the core handles the request over this bus and reads/sets the core registers and/or halts the core.

The core supports performance counters. Those are mainly used for counting core internal events like stalls, but it is possible to count core-external events as well. For this purpose there is the <code>ext\_perf\_counters\_i</code> port where arbitrary events can be attached. The core then increases its internal performance counter for this event type every time a logic high is seen on this port.




Figure 3.1: RISCY core overview

Take a look at the cores documentation for more details.




Figure 3.2: zero-riscy core overview

# 4 Peripherals

Most of the peripherals in PULPISSIMO are connected to the uDMA subsystem which efficiently handles all the data-transfers autonoumsly. The uDMA must be programmed by the core via memory-mapped read and write operations to receive commands.

See the UDMA documentation for more details under the UDMA repository.

The GPIO, timers, event unit and event generator, debug and the FLLs are not connected to the uDMA instead but to the APB bus. Following a brief overview about these units is given.

# 4.1 FLL

PULPISSIMO containts 3 FLLs. One FLL is meant for generating the clock for the peripheral domain, one for the core domain (core, memories, event unit etc) and one is meant for the cluster. The latter is not used.

All the FLLs can be bypassed by writing to the JTAG register before the reset signal is asserted. See Section 4.3 for more details about the bypass register.


# 4.1.1 SoC FLL registers

Name	Address	Size	Type	Access	Default	Description
STATUS	0x1A100000	32	Status	R	0x00000000	FLL status register
CFG1	0x1A100004	32	Config	R/W	0x00000000	FLL configuration 1 register
CFG2	0x1A100008	32	Config	R/W	0x00000000	FLL configuration 2 register
INTEG	0x1A10000C	32	Config	R/W	0x00000000	FLL integrator configuration
						register.

Table 4.1: SoC FLL register table

#### **4.1.2 STATUS**


Address: 0x1A10\_0000 Reset Value: 0x0000\_0000



Bit 15-0 MF (R) Current DCO multiplication factor value bitfield

#### 4.1.3 CFG1

Address: 0x1A10\_0004 Reset Value: 0x0000\_0000



Bit 31 CKM (R/W) FLL operation mode configuration bitfield

• 0b0: standalone

• 0b1: normal

Bit 30 CKG (R/W) FLL output clock divider configuration

• 0b0: not gated

• 0b1: gated


Bit 29-26 CKDIV (R/W) FLL output clock divider configuration

Bit 25-16 ICS (R/W) DCO input code in standalone

Bit 15-0 MFN (R/W) Target clock multiplication factor in normal mode

#### 4.1.4 CFG2

Address: 0x1A10\_0008 Reset Value: 0x0000\_0000



Bit 31 **DITH** (R/W) Dithering activation

Bit 30 CKM (R/W) Open loop when locked

• 0b0: disabled

• 0b1: enabled

Bit 29 CKSEL (R/W) Configuration clock selection in standalone mode

• 0b0: DCO clock

• 0b1: Reference clock

- Bit 27-16 LT (R/W) Lock tolerance configuration. It is the margin around the multiplication factor within which the output clock is considered stable.
- Bit 15-10 SCKL (R/W) Number of stable REFCLK cycles until LOCK assert in normal mode. Uppper 6 bits of LOCK assert counter target in standalone mode.
  - Bit 9-4 UCKL (R/W) Number of unstable REFCLK cycles until LOCK de-assert in normal mode. Lower 6 bits of LOCK assert counter target in standalone mode.
  - Bit 3-0 LG (R/W) FLL loop gain setting

# 4.1.5 INTEG

Address: 0x1A10\_000C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
										INT	EG				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				FR	AC										

Bit 25-16 INTEG (R/W) Integer part of integrator state bitfield. It corresponds to DCO unit bits.

Bit 15-6 FRAC (R/W) Fractional part of integrator state bitfield. It corresponds to dither unit input.

# **4.2 GPIO**

Table 4.2: GPIO Signals

Signal	Direction	Description
gpio_in[31:0]	input	Transmit Data
gpio_out[31:0]	output	Receive Data
gpio_dir[31:0]	output	Request to Send
gpio_padcfg[5:0][31:0]	output	Pad Configuration
interrupt	output	Interrupt (Rise or Fall or Level)

# 4.2.1 PADDIR (Pad Direction)

Address: 0x1A10\_1000 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	PADDIR

Bit 31:0 PADDIR: Pad Direction.

Control the direction of each of the GPIO pads. A value of 1 means it is configured as an output, while 0 configures it as an input.

# 4.2.2 PADIN (Input Values)

Address: 0x1A10\_1004 Reset Value: 0x0000\_0000



Bit 31:0 PADIN: Input Values.

# 4.2.3 PADOUT (Output Values)

Address: 0x1A10\_1008 Reset Value: 0x0000\_0000



Bit 31:0 PADOUT: Output Values.

## 4.2.4 INTEN (Interrupt Enable)

Address: 0x1A10\_100C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ІТ	IΤ	IΤ	IΤ	ІТ	ІТ	ΙΤ	ІТ	ΙΤ	IΤ	ΙΤ	ΙΤ	ІТ	ІТ	ІТ	IΤ	ІТ	IΤ	ІТ	ІТ	ΙT	IT	,	INTEN										

#### Bit 31:0 INTEN: Interrupt Enable.

Interrupt enable per input bit. INTTYPE0 and INTTYPE1 control the interrupt triggering behavior.

There are four triggers available

- INTTYPEO = 0, INTTYPE1 = 0: Level 1
- INTTYPEO = 1, INTTYPE1 = 0: Level 0
- INTTYPEO = 0, INTTYPE1 = 1: Rise
- INTTYPEO = 1, INTTYPE1 = 1: Fall

## 4.2.5 INTTYPE0 (Interrupt Type 0)

Address: 0x1A10\_1010 Reset Value: 0x0000\_0000



#### Bit 31:0 INTTYPE0: Interrupt Type 0.

Controls the interrupt trigger behavior together with INTTYPE1. Use INTEN to enable interrupts first.

#### 4.2.6 INTTYPE1 (Interrupt Type 1)

Address: 0x1A10\_1014 Reset Value: 0x0000\_0000



#### Bit 31:0 INTTYPE1: Interrupt Type 1.

Controls the interrupt trigger behavior together with INTTYPE0. Use INTEN to enable interrupts first.

## 4.2.7 INTSTATUS (Interrupt Status)

Address: 0x1A10\_1018 Reset Value: 0x0000\_0000

3	1 30	29	9 2	8 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
٤	SS	S	:	S	S	S	s	s	s	s	s	S	S	s	s	S	S	S	S	S	s	S	S	S	s	s	s	S	s	s	s	S	INTSTATUS

#### Bit 31:0 INTSTATUS: Interrupt Status.

Contains interrupt status per GPIO line. The status register is cleared when read. Similarly the **interrupt** line is high while a bit is set in interrupt status and will be deasserted when the status register is read.

#### 4.2.8 GPIOEN (GPIO Enable)

Address: 0x1A10\_101C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
S	S	s	s	s	s	S	S	S	s	s	s	s	s	S	s	s	s	s	s	S	s	S	s	s	S	s	s	s	S	s	s	GPIOEN

#### Bit 31:0 GPIOEN: GPIO Enable.

Contains the enable bit per GPIO line.

#### 4.2.9 PADCFG0-7 (Pad Configuration Registers 0-7)

Address: 0x1A10\_1020 - 0x1A10\_103C

Reset Value: 0x0000\_0000



#### Bit 31:0 PADCFG0-7: Pad Configuration Registers.

The pad configuration registers control various aspects of the pads that are typically used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those configuration parameters depend on the exact pads used, each implementation is free to use the PADCFG0-7 registers in every way it wants and also leave them unconnected, if unneeded.

Writing to the PADOUTSET address (0x1A10\_1040), the content of the PADOUT register is updated with its content "ored" with the write data.

Writing to the PADOUTCLR address (0x1A10\_1044), the content of the PADOUT register is updated with its content "anded" with the inverted write data.

# 4.3 SoC Control

PULPISSIMO features a small and simple APB peripheral which provides information about the platform and provides the means for pad muxing on the ASIC.

The following registers can be accessed.

#### 4.3.1 Info

Address: 0x1A10\_4000 Reset Value: 0x0000\_0000

$31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16$	$15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$	
Number of Cores	Number of Clusters	INFO

Bit 31:0 Info: This register holds the number of clusters and the number of cores in the each cluster. It is a read-only register.

#### 4.3.2 Boot Address


Address: 0x1A10\_4004 Reset Value: 0x1A10\_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Boot Address	BOOT_ADR

Bit 31:0 Boot Address: This register holds the boot address.

#### 4.3.3 Fetch Enable

Address: 0x1A10\_4008 Reset Value: 0x0000\_0001



Bit 31:0 Fetch Enable: This register contains the value of the fetch enable signal of the core.

#### 4.3.4 PAD Mux

Address: 0x1A10\_4010 - 0x1A10\_401C

Reset Value: 0x0000\_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PADMUX

PAD\_MUX

Bit 31:0 PADMUX: The content of these registers can be used to multiplex pads when targeting an ASIC. The first register (0x1A10\_4010) can be used to sets the mux (2 bit select) from pin 0 (bits [1:0]) to 15 (bits [31:30]). The second register (0x1A10\_4014) can be used to sets the mux (2 bit select) from pin 16 (bits [1:0]) to 31 (bits [31:30]). The third register (0x1A10\_4018) can be used to sets the mux (2 bit select) from pin 32 (bits [1:0]) to 47 (bits [31:30]). The forth register (0x1A10\_401C) can be used to sets the mux (2 bit select) from pin 48 (bits [1:0]) to 63 (bits [31:30]).

#### 4.3.5 PAD Configuration

Address: 0x1A10\_4020 - 0x1A10\_405C

Reset Value: 0x0000\_0000

PAD Configuration PAD CFG0-15

Bit 31:0 PAD CFG0-15: These 16 registers can be used for ASIC targets to configure pads, e.g. pull up, pull down values.

#### 4.3.6 JTAG Register

Address: 0x1A10\_4074 Reset Value: 0x0000\_0000

Bit 31:0 JTAG Register: This register contains the value of the input from the JTAG and can be used to write 8bit in the JTAG output register for system-to-JTAG communications.

#### 4.3.7 Core Status

 $Address: 0x1A10_40A0$  and  $0x1A10_40C0$ 

Reset Value: 0x0000\_0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Core Status

CORE\_STATUS

Bit 31:0 Core Status: These 2 registers contain the status of the system for testing/verification purposes like End Of Computation. The 0x1A10\_40C0 register is read-only.

#### 4.3.8 FLL Clock Select

Address: 0x1A10\_40C8 Reset Value: 0x0000\_0000

Bit 31:0 FLL Clock Select: This register contains whether the system clock is coming from the FLL or the FLL is bypassed. It is a read-only register by the core but it can be written via JTAG.

# 4.4 Event/Interrupt Controller

PULPISSIMO features a lightweight event and interrupt controller which supports vectorized interrupts and events of up to 32 lines. It contains a FIFO of events from the peripherals or SW events. When an interrupt is ready and it is enabled (not masked), the unit sends the 5-bit ID to the core and the interrupt request line is raised up. If the core takes the interrupt, it replies with the ID of the interrupt taken and the acknowledge signal. The communication between the interrupt controller and the core is completly asynchronous. Note that the interrupt controller can change the interrupt ID anytime but it must rely on the ID sent by the core to know which interrupt has been taken. This is an important feature that covers the situation where a higher priority interrupt request prevent another one that has been already sent to the core. Depending on the core state and core interrupt enable, the interrupt can be accepted within a couple of clock cycles.

#### 4.4.1 Mask


Address: 0x1A10\_9000 Reset Value: 0x0000\_0000



Bit 31:0 MASK: This register contains the MASK (interrupt enable) for each of the 32 interrupts or events. Writing to 0x1A10\_9004 sets the bits of the MASK register selected. Writing to 0x1A10\_9008 clears the bits of the MASK register selected.

#### 4.4.2 Interrupt

Address: 0x1A10\_900C Reset Value: 0x0000\_0000



Bit 31:0 INT: This register contains the pending interrupts or events. Writing to 0x1A10\_9010 sets the bits of the INT register selected. Writing to 0x1A10\_9014 clears the bits of the INT register selected.

#### 4.4.3 Int Ack

Address: 0x1A10\_9018 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Ι	I	Ι	Ι	Ι	Ι	Ι	I	I	I	I	I	Ι	I	I	Ι	Ι	I	I	I	I	I	I	Ι	I	Ι	Ι	I	I	Ι	I	Ι	ACK	

Bit 31:0 ACK: This register contains the ACK (interrupt enable) for each of the 32 interrupts or events. Writing to  $0x1A10\_901C$  sets the bits of the ACK register selected. Writing to  $0x1A10\_9020$  clears the bits of the ACK register selected.

#### 4.4.4 FIFO Content

Address: 0x1A10\_9024 Reset Value: 0x0000\_0000

$\underline{31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ \ 9\ \ 8\ \ 7\ \ 6\ \ 5\ \ 4\ \ 3\ \ 2\ \ 1\ \ 0}$	
Fifo Data	FIFO_DATA

Bit 31-0 FIFO\_DATA: Fifo Content.

This is a read-only register that contain the first valid value of the FIFO.

# 4.5 SoC Event Generator

Events from peripherals and other sources can be forwarded to the fabric controller, cluster or (back) to certain peripherals, though for PULPissimo we don't have a cluster.

It is the SoC Event Generator's (soc\_event\_generator.sv) job to control which events are to be forwarded and where to. There are three set of masks available to do this:

FC Masks Control which events are to be forwarded to the fabric controller

Cluster Masks Control which events are to be forwarded to the cluster (disabled)

Peripheral Masks Control which events are to be forwarded to peripherals

#### 4.5.1 SoC Event Generator registers

Name	Address	Size	Type	Access	Default	Description
SW_EVENT	0x1A106000	32	Config	W	0x00000000	SoC software events trigger
						register
FC_MASK0	0x1A106004	32	Config	R/W	OxFFFFFFF	Events 0-31 dispatch mask
						to FC
FC_MASK1	0x1A106008	32	Config	R/W	OxFFFFFFF	Events 32-63 dispatch mask
						to FC
FC_MASK2	0x1A10600C	32	Config	R/W	OxFFFFFFF	Events 64-95 dispatch mask
						to FC
FC_MASK3	0x1A106010	32	Config	R/W	OxFFFFFFF	Events 96-127 dispatch
						mask to FC
FC_MASK4	0x1A106014	32	Config	R/W	OxFFFFFFF	Events 128-159 dispatch
						mask to FC
FC_MASK5	0x1A106018	32	Config	R/W	OxFFFFFFF	Events 160-191 dispatch
						mask to FC
FC_MASK6	0x1A10601C	32	Config	R/W	OxFFFFFFF	Events 191-223 dispatch
						mask to FC
FC_MASK7	0x1A106020	32	Config	R/W	OxFFFFFFF	Events 224-255 dispatch
						mask to FC


Table 4.3: SoC Event Generator register table part 1

	Address	Size	Type	Access	Default	Description
PR_MASK0	0x1A106044	32	Config	R/W	OxFFFFFFF	Events 0-31 dispatch mask
						to peripherals
PR_MASK1	0x1A106048	32	Config	R/W	OxFFFFFFF	Events 32-63 dispatch mask
						to peripherals
PR_MASK2	0x1A10604C	32	Config	R/W	OxFFFFFFF	Events 64-95 dispatch mask
						to peripherals
PR_MASK3	0x1A106050	32	Config	R/W	OxFFFFFFF	Events 96-127 dispatch
						mask to peripherals
PR_MASK4	0x1A106054	32	Config	R/W	OxFFFFFFF	Events 128-159 dispatch
						mask to peripherals
PR_MASK5	0x1A106058	32	Config	R/W	OxFFFFFFF	Events 160-191 dispatch
						mask to peripherals
PR_MASK6	0x1A10605C	32	Config	R/W	OxFFFFFFF	Events 191-223 dispatch
						mask to peripherals
PR_MASK7	0x1A106060	32	Config	R/W	OxFFFFFFF	Events 224-255 dispatch
						mask to peripherals
ERR0	0x1A106064	32	Status	R	0x00000000	Events 0-31 event queue
						overflow
ERR1	0x1A106068	32	Status	R	0x00000000	Events 32-63 event queue
						overflow
ERR2	0x1A10606C	32	Status	R	0x00000000	Events 64-95 event queue
						overflow
ERR3	0x1A106070	32	Status	R	0x00000000	Events 96-127 event queue
						overflow
ERR4	0x1A106074	32	Status	R	0x00000000	Events 128-159 event queue
						overflow
ERR5	0x1A106078	32	Status	R	0x00000000	Events 160-191 event queue
						overflow
ERR6	0x1A10607C	32	Status	R	0x00000000	Events 191-223 event queue
						overflow
ERR7	0x1A106080	32	Status	R	OxFFFFFFF	Events 224-255 event queue
						overflow
TIMER_LO	0x1A106084	32	Status	R/W	OxFFFFFFF	Trigger Timer LO of APB
						Timer with event
TIMER_HI	0x1A106088	32	Status	R/W	OxFFFFFFF	Trigger Timer HI of APB
						Timer with event

Table 4.4: SoC Event Generator register table part  $2\,$ 

# 4.5.2 SW\_EVENT

Address: 0x1A10\_6000 Reset Value: 0x0000\_0000




Bit 7-0 **EVENT** (W) Writing a one-hot value into EVENT triggers a SoC software event. 8 software events are available.

# **4.5.3 FC** MASKX, X = 0...7

Address:  $0x1A10_6004 + 0x4 * X$ 

Reset Value: 0xFFFF\_FFFF



Bit 31-0 FC\_MASK (R/W) Event Mask to enable/disable event dispatch to FC interrupt controller.

- Setting bit[i] to 0b1 disables dispatching event[32 \* X + i] to FC interrupt controller.
- Setting bit[i] to 0b0 enables dispatching event[32 \* X + i] to FC interrupt controller.

# **4.5.4** PR MASKX, X = 0...7

Address:  $0x1A10_6044 + 0x4 * X$ 

Reset Value: 0xFFFF\_FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Р	R N	/IAS	K						
							10-1	1110							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PR MASK														
						_			-						

Bit 31-0 PR MASK (R/W) Event Mask to enable/disable event dispatch to peripherals.

- Setting bit[i] to 0b1 disables dispatching event[32 \* X + i] to peripherals.
- Setting bit[i] to 0b0 enables dispatching event[32\*X+i] to peripherals.

#### **4.5.5** ERRX, X = 0...7

Address:  $0x1A10_6064 + 0x4 * X$ 


**Reset Value:** 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							EF	RR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							EF	RR							

Bit 31-0 ERR (R/W) Event queue overflow. Clear after read. Reading 0b1 at ERR[i] means the event queue of event with id 32 \* X + i overflowed.

# 4.5.6 TIMER\_LO


Address: 0x1A10\_6084 Reset Value: 0x0000\_0000



Bit 7-0 TIMER\_LO\_EVENT (R/W) Trigger and start APB Timer LO by the event with id that equals TIMER\_LO\_EVENT

# 4.5.7 TIMER HI

Address: 0x1A10\_6088 Reset Value: 0x0000\_0000



Bit 7-0  $\bf TIMER\_HI\_EVENT$  (R/W) Trigger and start APB Timer HI by the event with id that equals TIMER\_HI\_EVENT

# 4.6 APB Timer

The APB Timer (apb\_timer\_unit.sv) has the following features:

- 2 general purpose 32-bit upwards counters
- Can be triggered by multiple sources:
  - FLL clock
  - FLL clock + Prescale
  - $-\,$  Reference clock at 32 kHz
  - Any event
- 8-bit programmable prescaler (divides the FLL clock frequency)
- Different counting modes:
  - One shot mode: timer is stopped after the first comparison match
  - Continuous mode: timer continues couting after a match
  - 64-bit cascaded mode: use both 32-bit timers as a 64-bit timer
- Interrupt request generation on comparison match


# 4.6.1 APB Timer registers

Name	Address	Size	Type	Access	Default	Description
CFG_LO	0x1A10B000	32	Config	R/W	0x00000000	Timer Low Configuration
						register
CFG_HI	0x1A10B004	32	Config	R/W	0x00000000	Timer High Configuration
						register
CNT_LO	0x1A10B008	32	Data	R/W	0x00000000	Timer Low counter value
						register
CNT_HI	0x1A10B00C	32	Data	R/W	0x00000000	Timer High counter value
						register
CMP_LO	0x1A10B010	32	Config	R/W	0x00000000	Timer Low comparator
						value register
CMP_HI	0x1A10B014	32	Config	R/W	0x00000000	Timer High comparator
						value register
START_LO	0x1A10B018	32	Config	R/W	0x00000000	Start Timer Low counting
						register
START_HI	0x1A10B01C	32	Config	R/W	0x00000000	Start Timer High counting
						register
RESET_LO	0x1A10B020	32	Config	R/W	0x00000000	Reset Timer Low counter
						register
RESET_HI	0x1A10B024	32	Config	R/W	0x00000000	Reset Timer High counter
						register

Table 4.5: APB Timer register table

# 4.6.2 CFG LO

Address: 0x1A10\_B000 Reset Value: 0x0000\_0000



Bit 31 CASC (R/W) Timer low and Timer high 64-bit cascaded mode enable bit

Bit 15-8 PVAL (R/W) Timer low prescaler value.  $f_{timer} = f_{clk}/(1 + PVAL)$ 

Bit 7 CCFG (R/W) Timer low clock source configuration

 $\bullet~0b0:$  FLL or FLL plus Prescaler

• 0b1: 32 kHz reference clock

Bit 6 **PEN** (R/W) Timer low prescaler enable bit

Bit 5 **ONES** (R/W) Timer low one shot configuration


- 0b0: Timer stays enabled after a compare match with CMP\_LO
- 0b1: Timer is disabled after a compare match with CMP LO

Bit 4 MODE (R/W) Timer low continuous mode configuration

- $\bullet$  0b0: Continue incrementing timer low counter after a compare match with CMP\_LO
- 0b1: Reset timer to after a compare match with CMP LO
- Bit 2 IRQEN (R/W) Timer low interrupt generation on compare match enable
- Bit 1 RST (R/W) Timer low reset, cleared after the reset happened
- Bit 0 EN (R/W) Timer enable (starts couting) bit

#### 4.6.3 CFG HI

Address: 0x1A10\_B004 Reset Value: 0x0000\_0000



Bit 16-8 **PVAL** (R/W) Timer hi prescaler value.  $f_{timer} = f_{clk}/(1 + PVAL)$ 

Bit 7 CCFG (R/W) Timer hi clock source configuration

- 0b0: FLL or FLL plus Prescaler
- 0b1: 32 kHz reference clock
- Bit 6 **PEN** (R/W) Timer hi prescaler enable bit
- Bit 5 **ONES** (R/W) Timer hi one shot configuration
  - 0b0: Timer stays enabled after a compare match with CMP HI
  - $\bullet$  0b1: Timer is disabled after a compare match with CMP\_HI
- Bit 4 MODE (R/W) Timer hi continuous mode configuration
  - $\bullet$  0b0: Continue incrementing timer hi counter after a compare match with CMP\_HI
  - 0b1: Reset timer to after a compare match with CMP HI
- Bit 2 IRQEN (R/W) Timer hi interrupt generation on compare match enable
- Bit 1 RST (R/W) Timer hi reset, cleared after the reset happened
- Bit 0 EN (R/W) Timer enable (starts couting) bit

# 4.6.4 CNT LO

Address: 0x1A10\_B008 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CNT	_LC	)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	LC	)						

Bit 31-0 CNT\_LO (R/W) Timer low counter value

# 4.6.5 CNT\_HI

Address: 0x1A10\_B00C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CNT	' HI							
								_							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	`_HI	:						

Bit 31-0 CNT\_HI (R/W) Timer high counter value

# 4.6.6 CMP LO


Address: 0x1A10\_B010 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						(	СМР	LC	)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CMP								
							CIVII	_ LC							

Bit 31-0 CMP\_LO (R/W) Timer low comparator value

# 4.6.7 CMP\_HI

Address: 0x1A10\_B014 Reset Value: 0x0000\_0000



Bit 31-0 CMP\_HI (R/W) Timer high comparator value

# 4.6.8 START LO


Address: 0x1A10\_B018 Reset Value: 0x0000\_0000



Bit 0 STRT (W) Timer high start command (sets EN in CFG\_LO)

# 4.6.9 START HI


Address: 0x1A10\_B01C Reset Value: 0x0000\_0000



Bit 0 STRT (W) Timer high start command (sets EN in CFG\_HI)

# 4.6.10 RESET LO

Address: 0x1A10\_B020 Reset Value: 0x0000\_0000



Bit 0 RST (W) Timer high reset command (writes RST in CFG\_LO)

# 4.6.11 RESET\_HI

Address: 0x1A10\_B024 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	1.4	1.0	10	11	10	0	0	7	c	_	4	0	0	1	0
15	14	13	12	11	10	9	8	- 1	6	Э	4	3	2	1	0
															RST

Bit 0 RST (W) Timer high reset command (sets RST in CFG\_HI)

# 5 Debug Module for External Debug Support

The debug module in PULPISSIMO is compliant with the RISC-V External Debug Support specification v1.13.1. For more details please take a look at the documentation in the debug module folder and consult the RISC-V External Debug Support specification.