
# PULPissimo: Datasheet



The PULP team pulp-info@list.ee.ethz.ch

# **Contents**

1	Ove	rview		5
2	Men	nory M	ар	7
3	CPU	J Core		8
4	Peri	pherals		10
	4.1	FLL		11
		4.1.1	SoC FLL registers	11
		4.1.2	STATUS	11
		4.1.3	CFG1	11
		4.1.4	CFG2	12
		4.1.5	INTEG	13
	4.2	GPIO		14
		4.2.1	PADDIR (Pad Direction)	14
		4.2.2	PADIN (Input Values)	14
		4.2.3	PADOUT (Output Values)	14
		4.2.4	INTEN (Interrupt Enable)	15
		4.2.5	INTTYPE0 (Interrupt Type 0)	15
		4.2.6	INTTYPE1 (Interrupt Type 1)	15
		4.2.7	INTSTATUS (Interrupt Status)	16
		4.2.8	GPIOEN (GPIO Enable)	16
		4.2.9	PADCFG0-7 (Pad Configuration Registers 0-7)	16
	4.3	SoC C	Control	18
		4.3.1	Info	18
		4.3.2	Boot Address	18
		4.3.3	Fetch Enable	18
		4.3.4	PAD Mux	19
		4.3.5	PAD Configuration	19
		4.3.6	JTAG Register	19
		4.3.7	Core Status	20
		4.3.8	FLL Clock Select	20
	4.4		/Interrupt Controller	$\frac{20}{21}$
	1.1		Mask	
		4.4.2	Interrupt	21
		4.4.3	Int Ack	21
		4.4.3	FIFO Content	$\frac{21}{22}$
	15		vent Generator	23
	4.5		SoC Event Generator Registers	
		4.5.1	0	23
		4.5.2	SW_EVENT	24
		4.5.3	FC MASK $X, X = 07$	24

	4.5.4	PR MASK $X, X = 07$	25
	4.5.5	$\overline{\text{ERR}}X, X = 07$	:5
	4.5.6	TIMER LO	
	4.5.7	TIMER HI	
4.6		Fimer	
1.0	4.6.1	APB Timer Registers	
	4.6.2	CFG LO	
	4.6.3	CFG HI	
	4.6.4	CNT LO	
	4.6.5	CNT HI	
	4.6.6	CMP LO	
	4.6.7	<del>-</del>	
		<del>-</del>	
	4.6.8	START_LO	
	4.6.9	START_HI	
		RESET_LO	
		RESET_HI	
4.7	APB A	Advanced Timer	
	4.7.1	APB Advanced Timer Registers	
	4.7.2	T0_CMD	4
	4.7.3	T0_CONFIG	4
	4.7.4	T0_THRESHOLD	5
	4.7.5	T0_TH_CHANNEL0	5
	4.7.6	TO TH CHANNEL1	6
	4.7.7	TO TH CHANNEL2	6
	4.7.8	TO TH CHANNEL3	7
	4.7.9	T1 CMD	
	4.7.10	T1 CONFIG	
		T1 THRESHOLD	
		T1 TH CHANNELO	
		T1 TH CHANNEL1	
		T1_TH_CHANNEL2	
		T1 TH CHANNEL3	
		T2 CMD	
		T2 CONFIG	
		T2 THRESHOLD	
		_	
		— — — ·	
		T2_TH_CHANNEL1	
		T2_TH_CHANNEL2	-
		T2_TH_CHANNEL3	
		T3_CMD	
		T3_CONFIG	
		T3_THRESHOLD	
		T3_TH_CHANNEL0	6
		T3_TH_CHANNEL1	6
	4.7.28	T3_TH_CHANNEL2	7
	4.7.29	T3_TH_CHANNEL3	7
	4.7.30	EVENT_CFG	8
		CG	0

## 1 Overview

PULPISSIMO is a 32 bit RI5CY single-core System-on-a-Chip. PULPISSIMO is the second version of the PULPINO system and it can be extended with the multi-core cluster of the PULP project.

Differently from the simpler PULPINO system, PULPISSIMO uses a more complex memory subsystem, an autonoumous I/O subsystem which uses the uDMA, new peripherals (eg the camera interface) and a new SDK.

Figure 1.1 shows a simplified block diagram of the SoC. As for PULPINO, PULPISSIMO can be configured at design time to use either the RISC-V or ZERO-RISCY. The peripherals are connected to the UDMA which transfers the date to the memory subsystem efficiently. The JTAG and the AXI plug have also access to the SoC. The AXI plug can be used to extend the microcontroller with a multi-core cluster or an accelerator. As for PULPINO, the advanced debug unit is used to access to system and core registers, memories and memory-mapped IO via JTAG. A logarithmic interconnect allows to link the core and the UDMA to the memory banks simultaneously.




Figure 1.1: PULPISSIMO Overview.

PULPISSIMO is mainly targeted at RTL simulation and ASICs. The FPGA versions has not yet been implemented.

# 2 Memory Map

Figure 2.1 shows the default memory-map of PULPISSIMO, whereas Please, consult the uDMA documentation for the peripherals attached to the uDMA memory-map of configuration.




Figure 2.1: PULPISSIMO memory-map.

## 3 CPU Core

PULPISSIMO supports both the RISC-V and the ZERO-RISCY RI5CY core. The two cores have the same external interfaces and are thus plug-compatible. Figure 3.1 and 3.2 show the two cores architectures.

For debugging purposes, all core registers have been memory mapped which allows to them to be accessed over the logaritmic-interconnect subsystem. The debug unit inside the core handles the request over this bus and reads/sets the core registers and/or halts the core.

The core supports performance counters. Those are mainly used for counting core internal events like stalls, but it is possible to count core-external events as well. For this purpose there is the <code>ext\_perf\_counters\_i</code> port where arbitrary events can be attached. The core then increases its internal performance counter for this event type every time a logic high is seen on this port.




Figure 3.1: RISCY core overview

Take a look at the cores documentation for more details.




Figure 3.2: zero-riscy core overview

# 4 Peripherals

Most of the peripherals in PULPISSIMO are connected to the uDMA subsystem which efficiently handles all the data-transfers autonoumsly. The uDMA must be programmed by the core via memory-mapped read and write operations to receive commands.

See the UDMA documentation for more details under the UDMA repository.

The GPIO, timers, event unit and event generator, debug and the FLLs are not connected to the uDMA instead but to the APB bus. Following a brief overview about these units is given.

### 4.1 FLL

PULPISSIMO containts 3 FLLs. One FLL is meant for generating the clock for the peripheral domain, one for the core domain (core, memories, event unit etc) and one is meant for the cluster. The latter is not used.

All the FLLs can be bypassed by writing to the JTAG register before the reset signal is asserted. See Section 4.3 for more details about the bypass register.


### 4.1.1 SoC FLL registers

Name	Address	Size	Type	Access	Default	Description
STATUS	0x1A100000	32	Status	R	0x00000000	FLL status register
CFG1	0x1A100004	32	Config	R/W	0x00000000	FLL configuration 1 register
CFG2	0x1A100008	32	Config	R/W	0x00000000	FLL configuration 2 register
INTEG	0x1A10000C	32	Config	R/W	0x00000000	FLL integrator configuration
						register.

Table 4.2: SoC FLL register table

#### **4.1.2 STATUS**


Address: 0x1A10\_0000 Reset Value: 0x0000\_0000



Bit 15-0 MF (R) Current DCO multiplication factor value bitfield

#### 4.1.3 CFG1

Address: 0x1A10\_0004 Reset Value: 0x0000\_0000



Bit 31 CKM (R/W) FLL operation mode configuration bitfield

• 0b0: standalone

• 0b1: normal

Bit 30 CKG (R/W) FLL output clock divider configuration

• 0b0: not gated

• 0b1: gated


Bit 29-26 CKDIV (R/W) FLL output clock divider configuration

Bit 25-16 ICS (R/W) DCO input code in standalone

Bit 15-0 MFN (R/W) Target clock multiplication factor in normal mode

#### 4.1.4 CFG2

Address: 0x1A10\_0008 Reset Value: 0x0000\_0000



Bit 31 **DITH** (R/W) Dithering activation

Bit 30 CKM (R/W) Open loop when locked

• 0b0: disabled

• 0b1: enabled

Bit 29 CKSEL (R/W) Configuration clock selection in standalone mode

• 0b0: DCO clock

• 0b1: Reference clock

- Bit 27-16 LT (R/W) Lock tolerance configuration. It is the margin around the multiplication factor within which the output clock is considered stable.
- Bit 15-10 SCKL (R/W) Number of stable REFCLK cycles until LOCK assert in normal mode. Uppper 6 bits of LOCK assert counter target in standalone mode.
  - Bit 9-4 UCKL (R/W) Number of unstable REFCLK cycles until LOCK de-assert in normal mode. Lower 6 bits of LOCK assert counter target in standalone mode.
  - Bit 3-0 LG (R/W) FLL loop gain setting

### 4.1.5 INTEG

Address: 0x1A10\_000C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
										INT	EG				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-10		FR				•					_	-	

Bit 25-16 INTEG (R/W) Integer part of integrator state bitfield. It corresponds to DCO unit bits.

Bit 15-6 FRAC (R/W) Fractional part of integrator state bitfield. It corresponds to dither unit input.

### **4.2 GPIO**

Table 4.3: GPIO Signals

Signal	Direction	Description
gpio_in[31:0]	input	Transmit Data
gpio_out[31:0]	output	Receive Data
gpio_dir[31:0]	output	Request to Send
gpio_padcfg[5:0][31:0]	output	Pad Configuration
interrupt	output	Interrupt (Rise or Fall or Level)

### 4.2.1 PADDIR (Pad Direction)

Address: 0x1A10\_1000 Reset Value: 0x0000\_0000

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	PADDIR

#### Bit 31:0 PADDIR: Pad Direction.

Control the direction of each of the GPIO pads. A value of 1 means it is configured as an output, while 0 configures it as an input.

### 4.2.2 PADIN (Input Values)

Address: 0x1A10\_1004 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	Ι	I	I	I	I	I	I	I	I	I	I	PADIN

Bit 31:0 PADIN: Input Values.

### 4.2.3 PADOUT (Output Values)

Address: 0x1A10\_1008 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
О	О	О	0	0	О	0	0	0	О	0	0	0	0	0	О	О	0	О	0	О	0	0	0	0	0	О	О	О	О	0	0	PADOUT

#### Bit 31:0 PADOUT: Output Values.

#### 4.2.4 INTEN (Interrupt Enable)

Address: 0x1A10\_100C Reset Value: 0x0000\_0000

31 30 29 28 27 26 25 24 2	23 22 21 20 19 18 17 16 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
IT IT IT IT IT IT IT IT I	IT IT IT IT IT IT IT I		INTEN

#### Bit 31:0 INTEN: Interrupt Enable.

Interrupt enable per input bit. INTTYPE0 and INTTYPE1 control the interrupt triggering behavior.

There are four triggers available

- INTTYPEO = 0, INTTYPE1 = 0: Level 1
- INTTYPEO = 1, INTTYPE1 = 0: Level 0
- INTTYPEO = 0, INTTYPE1 = 1: Rise
- INTTYPEO = 1, INTTYPE1 = 1: Fall

#### 4.2.5 INTTYPE0 (Interrupt Type 0)

Address: 0x1A10\_1010 Reset Value: 0x0000\_0000




#### Bit 31:0 INTTYPE0: Interrupt Type 0.

Controls the interrupt trigger behavior together with INTTYPE1. Use INTEN to enable interrupts first.

#### 4.2.6 INTTYPE1 (Interrupt Type 1)

Address: 0x1A10\_1014 Reset Value: 0x0000\_0000



#### Bit 31:0 INTTYPE1: Interrupt Type 1.

Controls the interrupt trigger behavior together with INTTYPE0. Use INTEN to enable interrupts first.

#### 4.2.7 INTSTATUS (Interrupt Status)

Address: 0x1A10\_1018 Reset Value: 0x0000\_0000

3	1 3	0 :	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
:	5 5	3	S	S	S	S	S	S	S	S	S	S	S	S	S	s	S		S	s	S	S	S	S	S	s	s	S	S	S	S	S	INTSTATUS

#### Bit 31:0 INTSTATUS: Interrupt Status.

Contains interrupt status per GPIO line. The status register is cleared when read. Similarly the **interrupt** line is high while a bit is set in interrupt status and will be deasserted when the status register is read.

#### 4.2.8 GPIOEN (GPIO Enable)

Address: 0x1A10\_101C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	GPIOEN

#### Bit 31:0 GPIOEN: GPIO Enable.

Contains the enable bit per GPIO line.

#### 4.2.9 PADCFG0-7 (Pad Configuration Registers 0-7)

Address: 0x1A10\_1020 - 0x1A10\_103C

**Reset Value:** 0x0000\_0000

3	31	30	29	28	27	26	25	24	23	22	$^{21}$	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	PADCFG0-7

#### Bit 31:0 PADCFG0-7: Pad Configuration Registers.

The pad configuration registers control various aspects of the pads that are typically used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those configuration parameters depend on the exact pads used, each implementation is free to use the PADCFG0-7 registers in every way it wants and also leave them unconnected, if unneeded.

Writing to the PADOUTSET address ( $0x1A10\_1040$ ), the content of the PADOUT register is updated with its content "ored" with the write data.

Writing to the PADOUTCLR address ( $0x1A10\_1044$ ), the content of the PADOUT register is updated with its content "anded" with the inverted write data.

### 4.3 SoC Control

PULPISSIMO features a small and simple APB peripheral which provides information about the platform and provides the means for pad muxing on the ASIC.

The following registers can be accessed.

#### 4.3.1 Info

Address: 0x1A10\_4000 Reset Value: 0x0000\_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Number of Cores				N	ur	nb	er	. О	f	Cl	us	te	rs				INFO

Bit 31:0 Info: This register holds the number of clusters and the number of cores in the each cluster. It is a read-only register.

#### 4.3.2 Boot Address


Address: 0x1A10\_4004 Reset Value: 0x1A10\_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Boot Address	BOOT_ADR

Bit 31:0 Boot Address: This register holds the boot address.

#### 4.3.3 Fetch Enable

Address: 0x1A10\_4008 Reset Value: 0x0000\_0001



Bit 31:0 Fetch Enable: This register contains the value of the fetch enable signal of the core.

#### 4.3.4 PAD Mux

Address: 0x1A10\_4010 - 0x1A10\_401C

**Reset Value:** 0x0000\_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PADMUX

PAD\_MUX

Bit 31:0 PADMUX: The content of these registers can be used to multiplex pads when targeting an ASIC. The first register (0x1A10\_4010) can be used to sets the mux (2 bit select) from pin 0 (bits [1:0]) to 15 (bits [31:30]). The second register (0x1A10\_4014) can be used to sets the mux (2 bit select) from pin 16 (bits [1:0]) to 31 (bits [31:30]). The third register (0x1A10\_4018) can be used to sets the mux (2 bit select) from pin 32 (bits [1:0]) to 47 (bits [31:30]). The forth register (0x1A10\_401C) can be used to sets the mux (2 bit select) from pin 48 (bits [1:0]) to 63 (bits [31:30]).

#### 4.3.5 PAD Configuration

Address: 0x1A10\_4020 - 0x1A10\_405C

**Reset Value:** 0x0000\_0000

PAD Configuration PAD CFG0-15

Bit 31:0 PAD CFG0-15: These 16 registers can be used for ASIC targets to configure pads, e.g. pull up, pull down values.

#### 4.3.6 JTAG Register

Address: 0x1A10\_4074 Reset Value: 0x0000\_0000

Bit 31:0 JTAG Register: This register contains the value of the input from the JTAG and can be used to write 8bit in the JTAG output register for system-to-JTAG communications.

#### 4.3.7 Core Status

 $Address: 0x1A10_40A0$  and  $0x1A10_40C0$ 

Reset Value: 0x0000\_0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Core Status

CORE\_STATUS

Bit 31:0 Core Status: These 2 registers contain the status of the system for testing/verification purposes like End Of Computation. The 0x1A10\_40C0 register is read-only.

#### 4.3.8 FLL Clock Select

Address: 0x1A10\_40C8 Reset Value: 0x0000\_0000

Bit 31:0 FLL Clock Select: This register contains whether the system clock is coming from the FLL or the FLL is bypassed. It is a read-only register by the core but it can be written via JTAG.

### 4.4 Event/Interrupt Controller

PULPISSIMO features a lightweight event and interrupt controller which supports vectorized interrupts and events of up to 32 lines. It contains a FIFO of events from the peripherals or SW events. When an interrupt is ready and it is enabled (not masked), the unit sends the 5-bit ID to the core and the interrupt request line is raised up. If the core takes the interrupt, it replies with the ID of the interrupt taken and the acknowledge signal. The communication between the interrupt controller and the core is completly asynchronous. Note that the interrupt controller can change the interrupt ID anytime but it must rely on the ID sent by the core to know which interrupt has been taken. This is an important feature that covers the situation where a higher priority interrupt request prevent another one that has been already sent to the core. Depending on the core state and core interrupt enable, the interrupt can be accepted within a couple of clock cycles.

#### 4.4.1 Mask


Address: 0x1A10\_9000 Reset Value: 0x0000\_0000



Bit 31:0 MASK: This register contains the MASK (interrupt enable) for each of the 32 interrupts or events. Writing to 0x1A10\_9004 sets the bits of the MASK register selected. Writing to 0x1A10\_9008 clears the bits of the MASK register selected.

#### 4.4.2 Interrupt

Address: 0x1A10\_900C Reset Value: 0x0000\_0000



Bit 31:0 INT: This register contains the pending interrupts or events. Writing to 0x1A10\_9010 sets the bits of the INT register selected. Writing to 0x1A10\_9014 clears the bits of the INT register selected.

#### 4.4.3 Int Ack

Address: 0x1A10\_9018 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Ι	I	Ι	Ι	I	I	I	Ι	I	I	I	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	I	Ι	I	I	Ι	I	I	I	I	I	ACK

Bit 31:0 ACK: This register contains the ACK (interrupt enable) for each of the 32 interrupts or events. Writing to  $0x1A10\_901C$  sets the bits of the ACK register selected. Writing to  $0x1A10\_9020$  clears the bits of the ACK register selected.

#### 4.4.4 FIFO Content

Address: 0x1A10\_9024 Reset Value: 0x0000\_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	_
Fifo Data	FIFO_DATA

Bit 31-0 FIFO\_DATA: Fifo Content.

This is a read-only register that contain the first valid value of the FIFO.

### 4.5 SoC Event Generator

Events from peripherals and other sources can be forwarded to the fabric controller, cluster or (back) to certain peripherals, though for PULPissimo we don't have a cluster.

It is the SoC Event Generator's (soc\_event\_generator.sv) job to control which events are to be forwarded and where to. There are three set of masks available to do this:

FC Masks Control which events are to be forwarded to the fabric controller

Cluster Masks Control which events are to be forwarded to the cluster (disabled)

Peripheral Masks Control which events are to be forwarded to peripherals

#### 4.5.1 SoC Event Generator Registers


Name	Address	Size	Type	Access	Default	Description
SW_EVENT	0x1A106000	32	Config	W	0x00000000	SoC software events trigger
			21 0	- /		register
FC_MASK0	0x1A106004	32	Config	R/W	OxFFFFFFF	Events 0-31 dispatch mask
DO MARKET		22	G 0	D /111		to FC
FC_MASK1	0x1A106008	32	Config	R/W	OxFFFFFFF	Events 32-63 dispatch mask
EC MACIZO	0.4440000	00	O C	D /337	A 2222222	to FC
FC_MASK2	0x1A10600C	32	Config	R/W	OxFFFFFFF	Events 64-95 dispatch mask to FC
FC MASK3	0x1A106010	32	Config	R/W	OxFFFFFFF	Events 96-127 dispatch
ro_masics	OXIMIOOOIO	32	Coming	16/ **	OXFFFFFF	mask to FC
FC MASK4	0x1A106014	32	Config	R/W	0xFFFFFFFF	Events 128-159 dispatch
	01111100011	02	Comis	10/ 11		mask to FC
FC_MASK5	0x1A106018	32	Config	R/W	OxFFFFFFF	Events 160-191 dispatch
_				,		mask to FC
FC_MASK6	0x1A10601C	32	Config	R/W	OxFFFFFFF	Events 191-223 dispatch
						mask to FC
FC_MASK7	0x1A106020	32	Config	R/W	OxFFFFFFF	Events 224-255 dispatch
						mask to FC
PR_MASK0	0x1A106044	32	Config	R/W	OxFFFFFFF	Events 0-31 dispatch mask
						to peripherals
PR_MASK1	0x1A106048	32	Config	R/W	OxFFFFFFF	Events 32-63 dispatch mask
DD MACIZO	0.11100010	00	G C	D /117		to peripherals
PR_MASK2	0x1A10604C	32	Config	R/W	OxFFFFFFF	Events 64-95 dispatch mask
PR MASK3	014100050	20	Config	R/W	0PPPPPPP	to peripherals  Events 96-127 dispatch
PR_MASK3	0x1A106050	32	Conng	K/W	OxFFFFFFF	Events 96-127 dispatch mask to peripherals
PR MASK4	0x1A106054	32	Config	R/W	0xFFFFFFFF	Events 128-159 dispatch
110_11110114	OXIMIOUUJ	32	Comig	16/ **	OXITITITI	mask to peripherals
PR MASK5	0x1A106058	32	Config	R/W	0xFFFFFFFF	Events 160-191 dispatch
110_11110110	01121120000	02	0011118	10/ 11	0	mask to peripherals
PR MASK6	0x1A10605C	32	Config	R/W	OxFFFFFFF	Events 191-223 dispatch
_				,		mask to peripherals
PR_MASK7	0x1A106060	32	Config	R/W	OxFFFFFFF	Events 224-255 dispatch
						mask to peripherals

ERR0	0x1A106064	32	Status	R	0x00000000	Events 0-31 event queue overflow
ERR1	0x1A106068	32	Status	R	0x00000000	Events 32-63 event queue overflow
ERR2	0x1A10606C	32	Status	R	0x00000000	Events 64-95 event queue overflow
ERR3	0x1A106070	32	Status	R	0x00000000	Events 96-127 event queue overflow
ERR4	0x1A106074	32	Status	R	0x00000000	Events 128-159 event queue overflow
ERR5	0x1A106078	32	Status	R	0x00000000	Events 160-191 event queue overflow
ERR6	0x1A10607C	32	Status	R	0x00000000	Events 191-223 event queue overflow
ERR7	0x1A106080	32	Status	R	0xFFFFFFF	Events 224-255 event queue overflow
TIMER_LO	0x1A106084	32	Status	R/W	0xFFFFFFF	Trigger Timer LO of APB Timer with event
TIMER_HI	0x1A106088	32	Status	R/W	OxFFFFFFF	Trigger Timer HI of APB Timer with event

Table 4.5: SoC Event Generator register table

## 4.5.2 SW\_EVENT

Address: 0x1A10\_6000 Reset Value: 0x0000\_0000



Bit 7-0 **EVENT** (W) Writing a one-hot value into EVENT triggers a SoC software event. 8 software events are available.

### 4.5.3 FC MASKX, X=0...7

 $\mathbf{Address:}\ \mathtt{0x1A10\_6004}\ +\ \mathtt{0x4}\ *\ X$ 

Reset Value: 0xFFFF\_FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						F	$C_N$	MAS	K						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F	$C_N$	MAS	K						

Bit 31-0 FC\_MASK (R/W) Event Mask to enable/disable event dispatch to FC interrupt controller.

- Setting bit[i] to 0b1 disables dispatching event[32 \* X + i] to FC interrupt controller.
- Setting bit[i] to 0b0 enables dispatching event[32 \* X + i] to FC interrupt controller.

### **4.5.4** PR MASKX, X = 0...7

Address:  $0x1A10_6044 + 0x4 * X$ 

Reset Value: 0xFFFF\_FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Р	R_N	MAS:	K						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PR_MASK														

Bit 31-0 PR MASK (R/W) Event Mask to enable/disable event dispatch to peripherals.

- Setting bit[i] to 0b1 disables dispatching event[32 \* X + i] to peripherals.
- Setting bit[i] to 0b0 enables dispatching event[32\*X+i] to peripherals.

#### **4.5.5** ERRX, X = 0...7

Address:  $0x1A10_6064 + 0x4 * X$ 

Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							EF	RR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							EI	RR							

Bit 31-0 ERR (R/W) Event queue overflow. Clear after read. Reading 0b1 at ERR[i] means the event queue of event with id 32 \* X + i overflowed.

### 4.5.6 TIMER\_LO

Address: 0x1A10\_6084 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									TI	MEI	3 L	O F	VEN	JТ	
														<u> </u>	

Bit 7-0 TIMER\_LO\_EVENT (R/W) Trigger and start APB Timer LO by the event with id that equals TIMER\_LO\_EVENT

### 4.5.7 TIMER HI

**Address:** 0x1A10\_6088 **Reset Value:** 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									T	IME	R_H	II_E	VEN	ΙΤ	

Bit 7-0 TIMER\_HI\_EVENT (R/W) Trigger and start APB Timer HI by the event with id that equals TIMER\_HI\_EVENT

### 4.6 APB Timer

The APB Timer (apb\_timer\_unit.sv) has the following features:

- 2 general purpose 32-bit upwards counters
- Can be triggered by multiple sources:
  - FLL clock
  - FLL clock + Prescale
  - Reference clock at 32 kHz
  - Any event
- $\bullet\,$  8-bit programmable prescaler (divides the FLL clock frequency)
- Different counting modes:
  - One shot mode: timer is stopped after the first comparison match
  - Continuous mode: timer continues couting after a match
  - 64-bit cascaded mode: use both 32-bit timers as a 64-bit timer
- Interrupt request generation on comparison match

### 4.6.1 APB Timer Registers

Name	Address	Size	Type	Access	Default	Description
CFG_LO	0x1A10B000	32	Config	R/W	0x00000000	Timer Low Configuration
						register
CFG_HI	0x1A10B004	32	Config	R/W	0x00000000	Timer High Configuration
						register
CNT LO	0x1A10B008	32	Data	R/W	0x00000000	Timer Low counter value
				·		register
CNT_HI	0x1A10B00C	32	Data	R/W	0x00000000	Timer High counter value
						register
CMP_LO	0x1A10B010	32	Config	R/W	0x00000000	Timer Low comparator
						value register
CMP_HI	0x1A10B014	32	Config	R/W	0x00000000	Timer High comparator
						value register
START LO	0x1A10B018	32	Config	R/W	0x00000000	Start Timer Low counting
				,		register
START HI	0x1A10B01C	32	Config	R/W	0x00000000	Start Timer High counting
				,		register
RESET LO	0x1A10B020	32	Config	R/W	0x00000000	Reset Timer Low counter
				,		register
RESET_HI	0x1A10B024	32	Config	R/W	0x00000000	Reset Timer High counter
						register

Table 4.7: APB Timer register table

### 4.6.2 CFG LO

Address: 0x1A10\_B000 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CASC															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PV	AL				CCFG	PEN	ONES	MODI		IRQEI	NRST	EN

Bit 31 CASC (R/W) Timer low and Timer high 64-bit cascaded mode enable bit

Bit 15-8 **PVAL** (R/W) Timer low prescaler value.  $f_{timer} = f_{clk}/(1 + PVAL)$ 

Bit 7 CCFG (R/W) Timer low clock source configuration

- 0b0: FLL or FLL plus Prescaler
- $\bullet$  0b1: 32 kHz reference clock

Bit 6 **PEN** (R/W) Timer low prescaler enable bit

Bit 5 **ONES** (R/W) Timer low one shot configuration

- 0b0: Timer stays enabled after a compare match with CMP LO
- 0b1: Timer is disabled after a compare match with CMP\_LO

Bit 4 MODE (R/W) Timer low continuous mode configuration

- 0b0: Continue incrementing timer low counter after a compare match with CMP\_LO
- 0b1: Reset timer to after a compare match with CMP LO


Bit 2 IRQEN (R/W) Timer low interrupt generation on compare match enable

Bit 1 RST (R/W) Timer low reset, cleared after the reset happened

Bit 0 EN (R/W) Timer enable (starts couting) bit

### 4.6.3 CFG\_HI

Address: 0x1A10\_B004 Reset Value: 0x0000\_0000



Bit 16-8 **PVAL** (R/W) Timer hi prescaler value.  $f_{timer} = f_{clk}/(1 + PVAL)$ 

Bit 7 CCFG (R/W) Timer hi clock source configuration

• 0b0: FLL or FLL plus Prescaler

• 0b1: 32 kHz reference clock

Bit 6 **PEN** (R/W) Timer hi prescaler enable bit

Bit 5 **ONES** (R/W) Timer hi one shot configuration

- $\bullet~0b0:$  Timer stays enabled after a compare match with CMP\_HI
- 0b1: Timer is disabled after a compare match with CMP HI

Bit 4 MODE (R/W) Timer hi continuous mode configuration

- 0b0: Continue incrementing timer hi counter after a compare match with CMP\_HI
- $\bullet$  0b1: Reset timer to after a compare match with CMP\_HI

Bit 2 IRQEN (R/W) Timer hi interrupt generation on compare match enable

Bit 1 RST (R/W) Timer hi reset, cleared after the reset happened

Bit 0 EN (R/W) Timer enable (starts couting) bit

### 4.6.4 CNT LO

Address: 0x1A10\_B008 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	$\frac{^{24}}{\mathrm{CNT}}$		21	20	19	18	17	16
15	14	13	12	11	10		$\frac{8}{\text{CNT}}$		5	4	3	2	1	0

Bit 31-0 CNT LO (R/W) Timer low counter value

### 4.6.5 CNT HI

Address: 0x1A10\_B00C Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CNT	_HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	'_HI							

Bit 31-0 CNT HI (R/W) Timer high counter value

### 4.6.6 CMP\_LO

**Address:** 0x1A10\_B010 **Reset Value:** 0x0000\_0000

CMP_LO  15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1							(	СМР	_LC	)						
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMP_LO							(	СМР	_LC	)						

Bit 31-0 CMP\_LO (R/W) Timer low comparator value

### 4.6.7 CMP\_HI


**Address:** 0x1A10\_B014 **Reset Value:** 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CMF	HI_	[						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CMF	HI_							

Bit 31-0 CMP\_HI (R/W) Timer high comparator value

# 4.6.8 START\_LO


Address: 0x1A10\_B018 Reset Value: 0x0000\_0000



Bit 0 STRT (W) Timer high start command (sets EN in CFG\_LO)

### 4.6.9 START HI


Address: 0x1A10\_B01C Reset Value: 0x0000\_0000



Bit 0 STRT (W) Timer high start command (sets EN in CFG\_HI)

### 4.6.10 RESET LO


**Address:** 0x1A10\_B020 **Reset Value:** 0x0000\_0000



Bit 0 RST (W) Timer high reset command (writes RST in CFG\_LO)

### 4.6.11 RESET HI

Address: 0x1A10\_B024 Reset Value: 0x0000\_0000



Bit 0 RST (W) Timer high reset command (sets RST in CFG\_HI)

# 4.7 APB Advanced Timer

# 4.7.1 APB Advanced Timer Registers

Name	Address	Size	Type	Access	Default	Description
T0_CMD	0x1A104000	32	Config	R/W	0x00000000	ADV_TIMER0
				·		command register.
T0_CONFIG	0x1A104004	32	Config	R/W	0x00000000	ADV_TIMER0
						configuration
						register.
T0_THRESHOLD	0x1A104008	32	Config	R/W	0x00000000	ADV_TIMER0
						threshold configu-
						ration register.
T0_TH_CHANNEL0	0x1A10400C	32	Config	R/W	0x00000000	ADV_TIMER0
						channel 0 thresh-
						old configuration
T0_TH_CHANNEL1	0x1A104010	32	Config	R/W	0x00000000	register. ADV TIMER0
10_111_CHANNEL1	0X1A104010	32	Comig	n/ w	0x00000000	channel 1 thresh-
						old configuration
						register.
TO TH CHANNEL2	0x1A104014	32	Config	R/W	0x00000000	ADV_TIMER0
10_111_011111(11222	011211201011	02	0011118	10,		channel 2 thresh-
						old configuration
						register.
TO TH CHANNEL3	0x1A104018	32	Config	R/W	0x00000000	ADV_TIMER0
				,		channel 3 thresh-
						old configuration
						register.
T0_COUNTER	0x1A10402C	32	Status	R	0x00000000	ADV_TIMER0
						counter register.
T1_CMD	0x1A104040	32	Config	R/W	0x00000000	ADV_TIMER1
THE CONTINUE	0.11101011	90	G C	D /117		command register.
T1_CONFIG	0x1A104044	32	Config	R/W	0x00000000	ADV_TIMER1
						configuration
T1 THRESHOLD	0x1A104048	32	Config	R/W	0x00000000	register. ADV TIMER1
	0X1A104046	32	Coming	It/ VV	0x00000000	threshold configu-
						ration register.
T1 TH CHANNEL0	0x1A10404C	32	Config	R/W	0x00000000	ADV_TIMER1
	01111101010	02	Comis	10, 11	01100000000	channel 0 thresh-
						old configuration
						register.
T1 TH CHANNEL1	0x1A104050	32	Config	R/W	0x00000000	ADV TIMER1
				,		channel 1 thresh-
						old configuration
						register.
T1_TH_CHANNEL2	0x1A104054	32	Config	R/W	0x00000000	ADV_TIMER1
						channel 2 thresh-
						old configuration
						register.


T1_TH_CHANNEL3         0x1A104058         32         Config         R/W         0x00000000         ADV_TIMER1 channel 3 threshold configuration register.           T1_COUNTER         0x1A10406C         32         Status         R         0x00000000         ADV_TIMER1 counter register.           T2_CMD         0x1A104080         32         Config         R/W         0x00000000         ADV_TIMER2 command register.           T2_CONFIG         0x1A104084         32         Config         R/W         0x00000000         ADV_TIMER2 configuration register.           T2_THRESHOLD         0x1A104088         32         Config         R/W         0x00000000         ADV_TIMER2 threshold configuration register.           T2_TH_CHANNEL0         0x1A10408C         32         Config         R/W         0x00000000         ADV_TIMER2 channel 0 threshold configuration register.           T2_TH_CHANNEL1         0x1A104090         32         Config         R/W         0x00000000         ADV_TIMER2 channel 1 threshold configuration register.           T2_TH_CHANNEL2         0x1A104094         32         Config         R/W         0x00000000         ADV_TIMER2 channel 2 threshold configuration register.
T1_COUNTER
T1_COUNTER
T1_COUNTER         0x1A10406C         32         Status         R         0x00000000         ADV_TIMER1 counter register.           T2_CMD         0x1A104080         32         Config         R/W         0x00000000         ADV_TIMER2 command register.           T2_CONFIG         0x1A104084         32         Config         R/W         0x00000000         ADV_TIMER2 configuration register.           T2_THRESHOLD         0x1A104088         32         Config         R/W         0x00000000         ADV_TIMER2 threshold configuration register.           T2_TH_CHANNEL0         0x1A10408C         32         Config         R/W         0x00000000         ADV_TIMER2 channel 0 threshold configuration register.           T2_TH_CHANNEL1         0x1A104090         32         Config         R/W         0x00000000         ADV_TIMER2 channel 1 threshold configuration register.           T2_TH_CHANNEL2         0x1A104094         32         Config         R/W         0x00000000         ADV_TIMER2 channel 2 threshold configuration register.
Counter register.   Counter register.   Counter register.   T2_CMD
T2_CMD         0x1A104080         32         Config         R/W         0x00000000         ADV_TIMER2 command register.           T2_CONFIG         0x1A104084         32         Config         R/W         0x00000000         ADV_TIMER2 configuration register.           T2_THRESHOLD         0x1A104088         32         Config         R/W         0x00000000         ADV_TIMER2 threshold configuration register.           T2_TH_CHANNEL0         0x1A10408C         32         Config         R/W         0x00000000         ADV_TIMER2 channel 0 threshold configuration register.           T2_TH_CHANNEL1         0x1A104090         32         Config         R/W         0x00000000         ADV_TIMER2 channel 1 threshold configuration register.           T2_TH_CHANNEL2         0x1A104094         32         Config         R/W         0x00000000         ADV_TIMER2 channel 2 threshold configuration register.
T2_CONFIG
T2_CONFIG         0x1A104084         32         Config         R/W         0x00000000         ADV_TIMER2 configuration register.           T2_THRESHOLD         0x1A104088         32         Config         R/W         0x00000000         ADV_TIMER2 threshold configuration register.           T2_TH_CHANNEL0         0x1A10408C         32         Config         R/W         0x00000000         ADV_TIMER2 channel 0 threshold configuration register.           T2_TH_CHANNEL1         0x1A104090         32         Config         R/W         0x00000000         ADV_TIMER2 channel 1 threshold configuration register.           T2_TH_CHANNEL2         0x1A104094         32         Config         R/W         0x00000000         ADV_TIMER2 channel 2 threshold configuration register.
Configuration register.  T2_THRESHOLD
T2_THRESHOLD
T2_THRESHOLD
threshold configuration register.  T2_TH_CHANNEL0
T2_TH_CHANNEL0 0x1A10408C 32 Config R/W 0x00000000 ADV_TIMER2 channel 0 threshold configuration register.  T2_TH_CHANNEL1 0x1A104090 32 Config R/W 0x00000000 ADV_TIMER2 channel 1 threshold configuration register.  T2_TH_CHANNEL2 0x1A104094 32 Config R/W 0x00000000 ADV_TIMER2 channel 2 threshold configuration register.
T2_TH_CHANNEL0 0x1A10408C 32 Config R/W 0x00000000 ADV_TIMER2 channel 0 threshold configuration register.  T2_TH_CHANNEL1 0x1A104090 32 Config R/W 0x00000000 ADV_TIMER2 channel 1 threshold configuration register.  T2_TH_CHANNEL2 0x1A104094 32 Config R/W 0x00000000 ADV_TIMER2 channel 2 threshold configuration register.
Channel 0 threshold configuration register.  T2_TH_CHANNEL1
T2_TH_CHANNEL1
T2_TH_CHANNEL1         0x1A104090         32         Config         R/W         0x00000000         ADV_TIMER2 channel 1 threshold configuration register.           T2_TH_CHANNEL2         0x1A104094         32         Config         R/W         0x00000000         ADV_TIMER2 channel 2 threshold channel 2 threshold.
T2_TH_CHANNEL1         0x1A104090         32         Config         R/W         0x00000000         ADV_TIMER2 channel 1 threshold configuration register.           T2_TH_CHANNEL2         0x1A104094         32         Config         R/W         0x00000000         ADV_TIMER2 channel 2 threshold channel 2 threshold.
channel 1 threshold configuration register.  T2_TH_CHANNEL2  0x1A104094  32  Config  R/W  0x00000000  ADV_TIMER2 channel 2 thresh-
T2_TH_CHANNEL2
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
T2_TH_CHANNEL2 0x1A104094 32 Config R/W 0x00000000 ADV_TIMER2 channel 2 thresh-
channel 2 thresh-
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
register.
T2 TH CHANNEL3 0x1A104098 32 Config R/W 0x00000000 ADV TIMER2
channel 3 thresh-
old configuration
register.
T2 COUNTER 0x1A1040AC 32 Status R 0x00000000 ADV TIMER2
counter register.
T3 CMD
command register.
T3 CONFIG
configuration
register.
T3 THRESHOLD 0x1A1040C8 32 Config R/W 0x00000000 ADV TIMER3
threshold configu-
ration register.
T3_TH_CHANNEL0
channel 0 thresh-
old configuration
register.
T3_TH_CHANNEL1         0x1A1040D0         32         Config         R/W         0x00000000         ADV_TIMER3
channel 1 thresh-
old configuration
old configuration register.
T3_TH_CHANNEL2 0x1A1040D4 32 Config R/W 0x00000000 ADV_TIMER3
T3_TH_CHANNEL2
T3_TH_CHANNEL2 0x1A1040D4 32 Config R/W 0x00000000 ADV_TIMER3

T3_TH_CHANNEL3	0x1A1040D8	32	Config	R/W	0x00000000	ADV_TIMER3
						channel 3 thresh-
						old configuration
						register.
T3_COUNTER	0x1A1040EC	32	Status	R	0x00000000	ADV_TIMER3
						counter register.
EVENT_CFG	0x1A104100	32	Config	R/W	0x00000000	ADV_TIMERS
						events configura-
						tion register.
CG	0x1A104104	32	Config	R/W	0x00000000	ADV_TIMERS
						channels clock gat-
						ing configuration
						register.

Table 4.8: APB Advanced Timer

### 4.7.2 T0 CMD


**Address:** 0x1A104000 **Reset Value:** 0x00000000



- Bit 4 ARM (R/W) ADV\_TIMER0 arm command bitfield.
- Bit 3 RESET (R/W) ADV\_TIMER0 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV\_TIMER0 update command bitfield.
- Bit 1 STOP (R/W) ADV\_TIMER0 stop command bitfield.
- Bit 0 START (R/W) ADV\_TIMER0 start command bit field.

### 4.7.3 T0 CONFIG

**Address:** 0x1A104004 **Reset Value:** 0x000000000



Bit 23 - 16 PRESC (R/W) ADV\_TIMER0 prescaler value configuration bitfield.

- Bit 12 UPDOWNSEL (R/W) ADV\_TIMER0 center-aligned mode configuration bitfield:
  - 1'b0: The counter counts up and down alternatively.
  - 1'b1: The counter counts up and resets to 0 when reach threshold.
- Bit 11 CLKSEL (R/W) ADV TIMER0 clock source configuration bitfield:
  - 1'b0: FLL
  - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV TIMER0 trigger mode configuration bitfield:
  - 3'h0: trigger event at each clock cycle.
  - 3'h1: trigger event if input source is 0
  - 3'h2: trigger event if input source is 1
  - 3'h3: trigger event on input source rising edge
  - 3'h4: trigger event on input source falling edge
  - 3'h5: trigger event on input source falling or rising edge
  - 3'h6: trigger event on input source rising edge when armed
  - 3'h7: trigger event on input source falling edge when armed
  - Bit 7 0 INSEL (R/W) ADV TIMER0 input source configuration bitfield:
    - 0-31: GPIO[0] to GPIO[31]
    - 32-35: Channel 0 to 3 of ADV\_TIMER0
    - 36-39: Channel 0 to 3 of ADV\_TIMER1
    - 40-43: Channel 0 to 3 of ADV TIMER2
    - 44-47: Channel 0 to 3 of ADV TIMER3

### 4.7.4 T0\_THRESHOLD

Address: 0x1A104008 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TH	_HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ТН	LO							

- Bit 31 16  $\mathbf{TH}$ \_ $\mathbf{HI}$  (R/W) ADV\_ $\mathbf{TIMER0}$  threshold high part configuration bitfield. It defines end counter value.
- Bit 15 0  $\mathbf{TH\_LO}$  (R/W) ADV\_TIMER0 threshold low part configuration bitfield. It defines start counter value.

### 4.7.5 TO\_TH\_CHANNELO

Address: 0x1A10400C Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV\_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER0 channel 0 threshold configuration bitfield.

### 4.7.6 TO TH CHANNEL1

Address: 0x1A104010 Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV\_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER0 channel 1 threshold configuration bitfield.

### 4.7.7 T0 TH CHANNEL2

**Address:** 0x1A104014 **Reset Value:** 0x00000000

												IV.	100	E
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						T	TT							
				14 13 12 11			14 13 12 11 10 9 8		14 13 12 11 10 9 8 7 6	14 13 12 11 10 9 8 7 6 5	14 13 12 11 10 9 8 7 6 5 4	14 13 12 11 10 9 8 7 6 5 4 3	14 13 12 11 10 9 8 7 6 5 4 3 2	14 13 12 11 10 9 8 7 6 5 4 3 2 1


Bit 18 - 16 MODE (R/W) ADV\_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER0 channel 2 threshold configuration bitfield.

#### 4.7.8 TO TH CHANNEL3

Address: 0x1A104018 Reset Value: 0x00000000




Bit 18 - 16 MODE (R/W) ADV\_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER0 channel 3 threshold configuration bitfield.

# 4.7.9 T1 CMD


**Address:** 0x1A104040 **Reset Value:** 0x00000000



- Bit 4 **ARM** (R/W) ADV TIMER1 arm command bitfield.
- Bit 3 RESET (R/W) ADV\_TIMER1 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV TIMER1 update command bitfield.
- Bit 1 STOP (R/W) ADV\_TIMER1 stop command bitfield.
- Bit 0 START (R/W) ADV\_TIMER1 start command bitfield.

#### 4.7.10 T1 CONFIG

Address: 0x1A104044
Reset Value: 0x00000000



- Bit 23 16 PRESC (R/W) ADV\_TIMER1 prescaler value configuration bitfield.
  - Bit 12 UPDOWNSEL (R/W) ADV TIMER1 center-aligned mode configuration bitfield:
    - 1'b0: The counter counts up and down alternatively.
    - 1'b1: The counter counts up and resets to 0 when reach threshold.
  - Bit 11 CLKSEL (R/W) ADV TIMER1 clock source configuration bitfield:
    - 1'b0: FLL
    - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV\_TIMER1 trigger mode configuration bit field:
  - 3'h0: trigger event at each clock cycle.
  - 3'h1: trigger event if input source is 0
  - 3'h2: trigger event if input source is 1
  - 3'h3: trigger event on input source rising edge
  - 3'h4: trigger event on input source falling edge
  - 3'h5: trigger event on input source falling or rising edge
  - 3'h6: trigger event on input source rising edge when armed
  - 3'h7: trigger event on input source falling edge when armed
  - Bit 7 0 INSEL (R/W) ADV TIMER1 input source configuration bitfield:
    - 0-31: GPIO[0] to GPIO[31]
    - 32-35: Channel 0 to 3 of ADV TIMER0
    - 36-39: Channel 0 to 3 of ADV TIMER1
    - 40-43: Channel 0 to 3 of ADV\_TIMER2
    - 44-47: Channel 0 to 3 of ADV\_TIMER3

#### 4.7.11 T1 THRESHOLD

Address: 0x1A104048 Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TH	_HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							$TH_{\_}$	LO							

Bit 31 - 16  $\mathbf{TH}$ \_ $\mathbf{HI}$  (R/W) ADV\_TIMER1 threshold high part configuration bitfield. It defines end counter value.

Bit 15 - 0  $\mathbf{TH\_LO}$  (R/W) ADV\_TIMER1 threshold low part configuration bitfield. It defines start counter value.

## 4.7.12 T1\_TH\_CHANNEL0

**Address:** 0x1A10404C **Reset Value:** 0x00000000



Bit 18 - 16 MODE (R/W) ADV\_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV TIMER1 channel 0 threshold configuration bitfield.

# 4.7.13 T1\_TH\_CHANNEL1

**Address:** 0x1A104050 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV\_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER1 channel 1 threshold configuration bitfield.

## 4.7.14 T1 TH CHANNEL2

Address: 0x1A104054 Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV\_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER1 channel 2 threshold configuration bitfield.

# 4.7.15 T1 TH CHANNEL3

**Address:** 0x1A104058 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV\_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV\_TIMER1 channel 3 threshold configuration bitfield.

# 4.7.16 T2 CMD


Address: 0x1A104080 Reset Value: 0x00000000



- Bit 4 ARM (R/W) ADV TIMER2 arm command bitfield.
- Bit 3 RESET (R/W) ADV\_TIMER2 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV\_TIMER2 update command bitfield.
- Bit 1 STOP (R/W) ADV TIMER2 stop command bitfield.
- Bit 0 START (R/W) ADV TIMER2 start command bitfield.

# 4.7.17 T2\_CONFIG

**Address:** 0x1A104084 **Reset Value:** 0x00000000



Bit 23 - 16 PRESC (R/W) ADV\_TIMER2 prescaler value configuration bitfield.

- Bit 12 UPDOWNSEL (R/W) ADV\_TIMER2 center-aligned mode configuration bitfield:
  - 1'b0: The counter counts up and down alternatively.
  - 1'b1: The counter counts up and resets to 0 when reach threshold.
- Bit 11 CLKSEL (R/W) ADV TIMER2 clock source configuration bitfield:
  - 1'b0: FLL
  - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV TIMER2 trigger mode configuration bitfield:
  - 3'h0: trigger event at each clock cycle.
  - 3'h1: trigger event if input source is 0
  - 3'h2: trigger event if input source is 1
  - 3'h3: trigger event on input source rising edge
  - 3'h4: trigger event on input source falling edge
  - 3'h5: trigger event on input source falling or rising edge
  - 3'h6: trigger event on input source rising edge when armed
  - 3'h7: trigger event on input source falling edge when armed
  - Bit 7 0 INSEL (R/W) ADV TIMER2 input source configuration bitfield:
    - 0-31: GPIO[0] to GPIO[31]
    - 32-35: Channel 0 to 3 of ADV\_TIMER0
    - 36-39: Channel 0 to 3 of ADV\_TIMER1
    - 40-43: Channel 0 to 3 of ADV TIMER2
    - 44-47: Channel 0 to 3 of ADV TIMER3

#### 4.7.18 T2 THRESHOLD

**Address:** 0x1A104088 **Reset Value:** 0x000000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TH	_HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							$TH_{\underline{}}$	_LO							

- Bit 31 16  $TH_HI(R/W)$  ADV\_TIMER2 threshold high part configuration bitfield. It defines end counter value.
- Bit 15 0  $\mathbf{TH\_LO}$  (R/W) ADV\_TIMER2 threshold low part configuration bitfield. It defines start counter value.

#### 4.7.19 T2\_TH\_CHANNEL0

Address: 0x1A10408C Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV\_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 **TH** (R/W) ADV TIMER2 channel 0 threshold configuration bitfield.

## 4.7.20 T2 TH CHANNEL1

Address: 0x1A104090 Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV\_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV\_TIMER2 channel 1 threshold configuration bitfield.

# 4.7.21 T2 TH CHANNEL2

**Address:** 0x1A104094 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV\_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV\_TIMER2 channel 2 threshold configuration bitfield.

## 4.7.22 T2 TH CHANNEL3

Address: 0x1A104098 Reset Value: 0x00000000




Bit 18 - 16 MODE (R/W) ADV\_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV\_TIMER2 channel 3 threshold configuration bitfield.

# 4.7.23 T3 CMD


**Address:** 0x1A1040C0 **Reset Value:** 0x00000000



- Bit 4  $\mathbf{ARM}\ (R/W)\ \mathrm{ADV\_TIMER3}$  arm command bit field.
- Bit 3 RESET (R/W) ADV\_TIMER3 reset command bitfield.
- Bit 2 UPDATE (R/W) ADV TIMER3 update command bitfield.
- Bit 1 STOP (R/W) ADV\_TIMER3 stop command bitfield.
- Bit 0 START (R/W) ADV\_TIMER3 start command bitfield.

#### 4.7.24 T3 CONFIG

Address: 0x1A1040C4
Reset Value: 0x00000000



- Bit 23 16 PRESC (R/W) ADV\_TIMER3 prescaler value configuration bitfield.
  - Bit 12 UPDOWNSEL (R/W) ADV TIMER3 center-aligned mode configuration bitfield:
    - 1'b0: The counter counts up and down alternatively.
    - 1'b1: The counter counts up and resets to 0 when reach threshold.
  - Bit 11 CLKSEL (R/W) ADV TIMER3 clock source configuration bitfield:
    - 1'b0: FLL
    - 1'b1: reference clock at 32kHz
- Bit 10 8 MODE (R/W) ADV\_TIMER3 trigger mode configuration bitfield:
  - 3'h0: trigger event at each clock cycle.
  - 3'h1: trigger event if input source is 0
  - 3'h2: trigger event if input source is 1
  - 3'h3: trigger event on input source rising edge
  - 3'h4: trigger event on input source falling edge
  - 3'h5: trigger event on input source falling or rising edge
  - 3'h6: trigger event on input source rising edge when armed
  - 3'h7: trigger event on input source falling edge when armed
  - Bit 7 0 INSEL (R/W) ADV TIMER3 input source configuration bitfield:
    - 0-31: GPIO[0] to GPIO[31]
    - 32-35: Channel 0 to 3 of ADV TIMER0
    - 36-39: Channel 0 to 3 of ADV TIMER1
    - 40-43: Channel 0 to 3 of ADV\_TIMER2
    - 44-47: Channel 0 to 3 of ADV\_TIMER3

#### 4.7.25 T3 THRESHOLD

Address: 0x1A1040C8
Reset Value: 0x00000000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TH	_HI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TH	_LO							

Bit 31 - 16  $\mathbf{TH}$ \_ $\mathbf{HI}$  (R/W) ADV\_TIMER3 threshold high part configuration bitfield. It defines end counter value.

Bit 15 - 0  $\mathbf{TH\_LO}$  (R/W) ADV\_TIMER3 threshold low part configuration bitfield. It defines start counter value.

## 4.7.26 T3\_TH\_CHANNEL0

Address: 0x1A1040CC Reset Value: 0x00000000



Bit 18 - 16 MODE (R/W) ADV\_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV TIMER3 channel 0 threshold configuration bitfield.

# 4.7.27 T3\_TH\_CHANNEL1

**Address:** 0x1A1040D0 **Reset Value:** 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													N	1OD	Е
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	Н							


Bit 18 - 16 MODE (R/W) ADV\_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV\_TIMER3 channel 1 threshold configuration bitfield.

## 4.7.28 T3 TH CHANNEL2

Address: 0x1A1040D4
Reset Value: 0x00000000




Bit 18 - 16 MODE (R/W) ADV\_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV\_TIMER3 channel 2 threshold configuration bitfield.

# 4.7.29 T3 TH CHANNEL3

**Address:** 0x1A1040D8 **Reset Value:** 0x00000000



Bit 18 - 16 MODE (R/W) ADV\_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield:

- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.

Bit 15 - 0 TH (R/W) ADV TIMER3 channel 3 threshold configuration bitfield.

#### 4.7.30 EVENT CFG

**Address:** 0x1A104100 **Reset Value:** 0x00000000

15		13 L3	12	11	SE		8	7	6 SE		4	3	SE	1	0
													EN	VΑ	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

- Bit 19 16 ENA (R/W) ADV TIMER output event enable configuration bitfield. ENA[i]=1 enables output event i generation.
- Bit 15 12 SEL3 (R/W) ADV TIMER output event 3 source configuration bitfiled:
  - 4'h0: ADV\_TIMER0 channel 0.
  - 4'h1: ADV TIMER0 channel 1.
  - 4'h2: ADV TIMER0 channel 2.
  - 4'h3: ADV TIMER0 channel 3.
  - 4'h4: ADV TIMER1 channel 0.
  - 4'h5: ADV TIMER1 channel 1.
  - 4'h6: ADV TIMER1 channel 2.
  - 4'h7: ADV\_TIMER1 channel 3.
  - 4'h8: ADV\_TIMER2 channel 0.
  - 4'h9: ADV TIMER2 channel 1.
  - 4'hA: ADV TIMER2 channel 2. - 4'hB: ADV TIMER2 channel 3.
  - 4'hC: ADV TIMER3 channel 0.

  - 4'hD: ADV\_TIMER3 channel 1. 4'hE: ADV\_TIMER3 channel 2.
  - 4'hF: ADV\_TIMER3 channel 3.

```
- 4'h0: ADV TIMER0 channel 0.
          - 4'h1: ADV TIMER0 channel 1.
          - 4'h2: ADV TIMER0 channel 2.
           - 4'h3: ADV TIMER0 channel 3.
          - 4'h4: ADV_
                        TIMER1 channel 0.
          - 4'h5: ADV_TIMER1 channel 1.
           - 4'h6: ADV_TIMER1 channel 2.
          - 4'h7: ADV_TIMER1 channel 3.
          - 4'h8: ADV TIMER2 channel 0.
          - 4'h9: ADV TIMER2 channel 1.
           - 4'hA: ADV TIMER2 channel 2.
           - 4'hB: ADV_TIMER2 channel 3.
          - 4'hC: ADV_TIMER3 channel 0.
- 4'hD: ADV_TIMER3 channel 1.
           - 4'hE: ADV_TIMER3 channel 2.
          - 4'hF: ADV TIMER3 channel 3.
Bit 7 - 4 SEL1 (R/W) ADV TIMER output event 1 source configuration bitfiled:
           - 4'h0: ADV TIMER0 channel 0.
          - 4'h1: ADV_TIMERO channel 1.
           - 4'h2: ADV_TIMER0 channel 2.
           - 4'h3: ADV_TIMER0 channel 3.
           - 4'h4: ADV TIMER1 channel 0.
           - 4'h5: ADV TIMER1 channel 1.
          - 4'h6: ADV TIMER1 channel 2.
          - 4'h7: ADV TIMER1 channel 3.
          - 4'h8: ADV TIMER2 channel 0.
          - 4'h9: ADV_TIMER2 channel 1.- 4'hA: ADV_TIMER2 channel 2.
           - 4'hB: ADV_TIMER2 channel 3.
          - 4'hC: ADV TIMER3 channel 0.
           - 4'hD: ADV TIMER3 channel 1.
           - 4'hE: ADV TIMER3 channel 2.
           - 4'hF: ADV TIMER3 channel 3.
Bit 3 - 0 SEL0 (R/W) ADV TIMER output event 0 source configuration bitfiled:
           - 4'h0: ADV_TIMER0 channel 0.
          - 4'h1: ADV TIMER0 channel 1.
          - 4'h2: ADV TIMER0 channel 2.
          - 4'h3: ADV TIMER0 channel 3.
           - 4'h4: ADV TIMER1 channel 0.
           - 4'h5: ADV
                        TIMER1 channel 1.
           - 4'h6: ADV_TIMER1 channel 2.
           - 4'h7: ADV_TIMER1 channel 3.
           - 4'h8: ADV TIMER2 channel 0.
          - 4'h9: ADV TIMER2 channel 1.
          - 4'hA: ADV TIMER2 channel 2.
          - 4'hB: ADV TIMER2 channel 3.
          - 4'hC: ADV TIMER3 channel 0.
          - 4'hD: ADV_TIMER3 channel 1.
- 4'hE: ADV_TIMER3 channel 2.
           - 4'hF: ADV_TIMER3 channel 3.
```

Bit 11 - 8 SEL2 (R/W) ADV\_TIMER output event 2 source configuration bitfiled:

## 4.7.31 CG

**Address:** 0x1A104104 Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							EN	NΑ							

Bit 15 - 0 ENA (R/W) ADV\_TIMER clock gating configuration bitfield. - ENA[i]=0: clock gate ADV\_TIMERi. - ENA[i]=1: enable ADV\_TIMERi.

# 5 Debug Module for External Debug Support

The debug module in PULPISSIMO is compliant with the RISC-V External Debug Support specification v1.13.1. For more details please take a look at the documentation in the debug module folder and consult the RISC-V External Debug Support specification.