# Chapter 7

数字系统设计 (同步)

# 目录


同步数字系统结构 总线结构 简单处理器 设计思想 4 串口收发器设计 5

# 数字系统的概念

• 数字系统按照功能分为数据处理电路和控制电路。

存储、传输 、组合、处 理"数据"


- 数据通路
  - 组合型功能
  - 寄存器
  - 特定时序功能模块
  - 存储器操作
- 控制部件
  - 状态机



启动、停止数据单 元的动作、决定下 一步做什么

# 同步系统的时序

• 同步系统的关键特点: 所有电路单元使用同一个时钟信号




#### • 时序特点:


- 时钟沿之后,控制单元的状态和数据单元的寄存器输出有效
- 经过一个组合逻辑延迟, FSM的Moore输出有效, 给数据单元用于控制
- 时钟周期后期,数据单元输出有效,送给控制单元
- 时钟周期末,状态机的次态逻辑结果有效;数据单元运算结果被载入到数据单元寄存器

### 数字系统例:数据交换网络控制器


● 当w=1时,交换R1和R2的内容;交换完成后,done=1。



# 模型一: 组合逻辑与存储电路模型




## 模型二:数据通路与控制电路




时钟信号、复位信号

### 例2: 数据交换网络控制器

● 当w=1时,交换R1和R2的内容;交换完成后,done=1。



### 状态机应用:数据流动控制



问题: 如何准确实现数据在各个寄存器、逻辑电路中的流动控制?比如:如何实现寄存器C的值准确存入到寄存器A中?

# 目录

同步数字系统结构 总线结构 简单处理器 设计思想 4 串口收发器设计 5

# 总线




Figure 7.2. A digital system with *k* registers.

### 三态缓冲器




Figure 7.1. Tri-state driver.

# 基于三态缓冲器的总线




Figure 7.3. Details for connecting registers to a bus.

# 基于多路选择器的总线





Figure 7.4. Using multiplexers to implement a bus.

# 三态总线的Verilog描述

```
module regn (R, L, Clock, Q);
input [7:0] R;
input L, Clock;
output reg [7:0] Q;
always @(posedge Clock)
if(L) Q <= R;
endmodule</pre>
```

```
module trin (Y, E, F);
input [7:0] Y;
input E;
output wire [7:0] F;
assign F = E ? Y : 8'bz;
endmodule
```



# 数据通路

- 模块内部总线BusWires
- 基于三态总线描述


```
// Instantiate registers
regn reg 1 (BusWires, R1in, Clock, R1);
regn reg 2 (BusWires, R2in, Clock, R2);
                                                                 Data
regn reg 3 (BusWires, R3in, Clock, R3);
                                                          Extern
                                                                                 Bus
// Instantiate tri-state drivers
trin tri_ext (Data, Extern, BusWires);
trin tri_1 (R1, R1out, BusWires);
trin tri_2 (R2, R2out, BusWires);
trin tri 3 (R3, R3out, BusWires);
                                                  R1_{in}
                                                                     R2_{out}
                                                                               Rk_{in}
                                                                                     Rkout
                                                                     Control circuit
                                                    Function =
```

# 数据通路


- 模块内部总线BusWires
- 基于多路选择器描述


```
// Instantiate registers
regn reg 1 (BusWires, R1in, Clock, R1);
regn reg 2 (BusWires, R2in, Clock, R2);
regn reg 3 (BusWires, R3in, Clock, R3);
```

```
// Define the multiplexers
always @(y, Data, R1, R2, R3)
if (y == A) BusWires = Data;
else if (y == B) BusWires = R2;
else if (y == C) BusWires = R1;
else BusWires = R3;
```



# 三态总线的Verilog描述(2)






```
wire out_en, in_en;
wire [7:0] outbuf, datain;
inout [7:0] bus;
assign bus = (out_en) ? dataout : 8'hzz;
assign datain = bus;
```

# 目录


同步数字系统结构 总线结构 简单处理器 设计思想 4 串口收发器设计 5

# 指令的执行过程



### 指令的执行过程

控制器: 指挥中心, 指挥各部件协调的工作。



存被指,加能将被执令有的地动的地动。

存放当前 要执行码 指令代码 理。

识别和令的相令,应性相信号。


根据码,现全部码,现金部件工程。

# 简单处理器指令集

	Operation	Function Performed			
单周期	Load Rx, Data	$Rx \leftarrow Data$			
	Move Rx, Ry	$Rx \leftarrow [Ry]$			
多周期	Add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$			
	Sub Rx, Ry	$Rx \leftarrow [Rx]-[Ry]$			

Table 7.1. Operations performed in the processor.

# 处理器模块框图



# 控制逻辑

T1

T2

生成与时钟精确配合的开关时序是计算逻辑的核心。

(Load): $I_0$	Extern, $R_{in}$ =X, Done		辑的核心
(Move): $I_I$	$R_{in}=X, R_{out}=Y,$ $Done$		
(Add): $I_2$	$R_{out}=X$ , $A_{in}$	$R_{out} = Y$ , $G_{in}$ , $AddSub = 0$	$G_{out}$ , $R_{in}$ = $X$ , $Done$
(Sub): <i>I</i> <sub>3</sub>	$R_{out}=X$ , $A_{in}$	$R_{out}=Y,~G_{in}, \ AddSub=1$	$G_{out}$ , $R_{in}$ = $X$ , $Done$

$$Extern = I_0T_1$$

$$A_{in} = (I_2 + I_3) T_1$$

$$G_{in} = (I_2 + I_3) T_2$$

$$G_{out} = (I_2 + I_3) T_3$$


$$AddSub = I_3$$


$$Done = (I_0 + I_1) T_1 + (I_2 + I_3) T_3$$

$$R0_{in} = (I_0 + I_1)T_1X_0 + (I_2 + I_3)T_3X_0$$

$$R0_{out} = I_1 T_1 Y_0 + (I_2 + I_3)(T_1 X_0 + T_2 Y_0)$$

# 操作控制 (周期控制)






$$Clear = \overline{w}T_0 + Done$$

$$FR_{in} = wT_0$$

# 操作控制 (计数器)

```
module upcount (Clear, Clock, Q);
input Clear, Clock;
output reg [1:0] Q;

always @(posedge Clock)
   if (Clear)
      Q <= 0;
else
   Q <= Q + 1;</pre>
```





endmodule

Figure 7.12. A two-bit up-counter with synchronous reset.


# 操作控制 (译码器)

```
wire [0:3] T, I, Xreg, Y;
upcount counter (Clear, Clock, Count);
regn functionreg (Func, FRin, Clock, FuncReg);
dec2to4 decT (Count, 1'b1, T);
dec2to4 decI (FuncReg[1:2], 1'b1, I);
dec2to4 decX (FuncReg[3:4], 1'b1, Xreg);
dec2to4 decY (FuncReg[5:6], 1'b1, Y);
```






### 操作控制器



```
assign Clear = Reset | Done | (~w & T[0]);
assign Func = {F, Rx, Ry};
assign FRin = w & T[0];
assign Extern = I[0] & T[1];
assign Done = ((I[0] | I[1]) & T[1]) | ((I[2] | I[3]) & T[3]);
assign Ain = (I[2] | I[3]) & T[1];
assign Gin = (I[2] | I[3]) & T[2];
assign Gout = (I[2] | I[3]) & T[3];
assign AddSub = I[3];
assign R0in = .....
```

# 数据通路


```
// bus
trin tri ext (Data, Extern, BusWires);
regn reg 0 (BusWires, Rin[0], Clock, R0);
regn reg 1 (BusWires, Rin[1], Clock, R1);
regn reg 2 (BusWires, Rin[2], Clock, R2);
regn reg 3 (BusWires, Rin[3], Clock, R3);
trin tri 0 (R0, Rout[0], BusWires);
trin tri 1 (R1, Rout[1], BusWires);
trin tri 2 (R2, Rout[2], BusWires);
trin tri 3 (R3, Rout[3], BusWires);
regn reg A (BusWires, Ain, Clock, A);
// alu unit
always @(AddSub, A, BusWires)
     if (!AddSub)
          Sum = A + BusWires;
     else
          Sum = A - BusWires;
regn reg G (Sum, Gin, Clock, G);
trin tri G (G, Gout, BusWires);
```




# 目录

同步数字系统结构 总线结构 简单处理器 设计思想 4 串口收发器设计 5

# 串行加法器



# 串行进位加法器



### • 输入信号

- A: 8位

- B: 8位


- Clock: 1位

- Reset: 1 位

### • 输出信号:


- Sum: 8位

# 8位移位寄存器



# 状态机(Mealy)

G: carry-in = 0 H: carry-in = 1



Present	N	lext st	ate			Ou	tput	
state	ab=00	01	10	11	00	01	10	11
у		Y				Å	S	
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

G H

# 状态机(Mealy)





Figure 6.43. Circuit for the adder FSM in Figure 6.39.

### HDL描述-移位寄存器

**module** shiftrne (R, L, E, w, Clock, Q);

```
input [7:0] R;
input L, E, w, Clock;
output reg [7:0] Q;
always @(posedge Clock)
if (L)
Q <= R;
else if (E)
begin
Q[7] <= w;
Q[6:0] <= Q[7:1];
end
```




endmodule

Figure 6.48. Code for a left-to-right shift register with an enable input.

# HDL描述

```
module serial_adder (A, B, Reset, Clock, Sum);
input [7:0] A, B;
input Reset, Clock;
output wire [7:0] Sum;
reg [3:0] Count;
reg s, y, Y;
wire [7:0] QA, QB;
wire Run;
parameter G = 1'b0, H = 1'b1;

shiftrne shift_A (A, Reset, 1'b1, 1'b0, Clock, QA);
shiftrne shift_B (B, Reset, 1'b1, 1'b0, Clock, QB);
shiftrne shift_Sum (8'b0, Reset, Run, s, Clock, Sum); // shift register
```



```
// Adder FSM
// Output and next state combinational circuit
always @(QA, QB, y)
   case (y)
                                                                  Reset
                                                                            (ab/s)
         G: begin
                                                                             11/0
            s = QA[0] \land QB[0];
            if (QA[0] \& QB[0]) Y = H;
                                                     00/0
                                                                                                    01/0
            else Y = G;
                                                                                                     10/0
                                                     01/1
                                                                                         Η
                                                                    G
            end
                                                     10/1
                                                                                                     11/1
         H: begin
                                                                             00 / 1
            s = QA[0] \sim QB[0];
            if (\simQA[0] & \simQB[0])
                                       Y = G;
                                                                       G: carry-in = 0
            else Y = H;
                                                                       H: carry-in = 1
            end
         default: Y = G;
    endcase
// Sequential block
```

```
\begin{array}{c} \textbf{always} \ @(\textbf{posedge} \ Clock) \\ \textbf{if} \ (Reset) \ y <= G; \\ \textbf{else} \qquad y <= Y; \end{array}
```

#### // Control the shifting process

endmodule
-----------

Present	Next state			Output				
state	ab=00	01	10	11	00	01	10	11
у	Y						s	
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1





Figure 6.50. Synthesized serial adder.

# 仿真结果



## 问题引入




华为P6 2013年




华为mate40Pro 2020年

#### 问题引入

- 数字系统性能优化的主要方法
  - 提升频率 1.5Ghz—>3.13Ghz:
  - 提高吞吐量
    - 多核:提升芯片吞吐量,四核—>八核
    - 流水线: 提升单核的吞吐量




麒麟K3V2: 四核 1.5GHz





麒麟9000: 八核 3.13GHz

#### 流水线技术的基本原理




### 流水线技术的基本原理





#### 流水线设计的关键:

①顺序拆分: 按先后顺序将一个完整操作过程拆分成若干步骤




指令执行速度提升了约5倍?


T = 0ns




T = 10ns




T = 20ns




T = 30ns



T = 40ns




T = 40ns



流水线结构: 40ns/指令

指令执行速度提升了约2倍

非流水线结构: 80ns/指令




#### 流水线设计的关键:


①顺序拆分: 按先后顺序将一个完整操作过程拆分成若干步骤

②木桶原则:最高频率取决于耗时最长的步骤


T = 40ns




T = 50ns



### 50ns<T<60ns




### 50ns<T<60ns



同步传递:插入寄存器

#### 流水线的实现方法:




#### 流水线设计的关键:


①顺序拆分: 按先后顺序将一个完整操作过程拆分成若干步骤

②木桶原则:最高频率取决于耗时最长的步骤


③同步传递:插入寄存器

8位全加器:非流水线 —> 2级流水线







- 顺序拆分
- 木桶原则




- 顺序拆分
- 木桶原则
- 同步传递





时刻	cin	ina[7:0]	inb[7:0]
0	1	0010 1010	1000 1100
t	0	1000 0001	0001 1000
2t	0	1001 0010	0010 1001







时刻	cin	ina[7:0]	inb[7:0]
0	1	0010 1010	1000 1100
t	0	1000 0001	0001 1000
2t	0	1001 0010	0010 1001







时刻	cin	ina[7:0]	inb[7:0]
0	1	0010 1010	1000 1100
t	0	1000 0001	0001 1000
2t	0	1001 0010	0010 1001







时刻	cin	ina[7:0]	inb[7:0]
0	1	0010 1010	1000 1100
t	0	1000 0001	0001 1000
2t	0	1001 0010	0010 1001





时刻	cin	ina[7:0]	inb[7:0]
0	1	0010 1010	1000 1100
t	0	1000 0001	0001 1000
2t	0	1001 0010	0010 1001





```
module adder_pipe2(cout,sum,ina,inb,cin,clk);
input[7:0] ina,inb; input cin,clk; output reg[7:0] sum;
output reg cout; reg[3:0] tempa,tempb,firsts; reg firstc;
always @(posedge clk)
                                                  ina
begin
                                                  [3:0]
                                                                                           sum
                                                                     firsts
    {firstc,firsts}=ina[3:0]+inb[3:0]+cin; //①
                                                                     [3:0]
    tempa=ina[7:4]; //输入同步
                                                  inb
                                                  [3:0]
    tempb=inb[7:4]; //输入同步
end
                                                                     firstc
                                                   cin
                                                                                           sum
always @(posedge clk)
                                                                 ina
begin
                                                                 [7:4] tempa
    {cout,sum[7:4]}=tempa+tempb+firstc; // ②
                                                                     3:0]
                                                                                           cout
    sum[3:0]=firsts; //输出同步
                                                                inb
end
                                                                [7:4] tempb
endmodule
                                                                     [3:0]
```

### 总结


- 提升吞吐量是数字系统性能优化的主要方法
  - 多核
  - 流水线
- 流水线设计的关键
  - **①顺序拆分**:将一个组合逻辑过程拆分成若干步骤
  - ②木桶原则:最高频率取决于耗时最长的步骤
  - **③同步传递:** 在相邻操作步骤之间插入寄存器
- 流水线技术实现的注意事项
  - 各级输入输出数据同步

思考题:流水级越多越好吗?

# 串行设计


串行设计是最常见的一种设计;

- 当一个功能模块对输入的处理是分步骤进行的,并且后一个步骤只依赖前一个步骤的结果时,功能模块的设计就需要采用串行设计的思想。
- 一般采用FIFO(First In First Out)进行缓冲处理



# 并行设计


并行设计采用几个处理流程同时处理到达的负载, 提高处理的效率,并行处理要求这些处理之间是独 立的。



# 目录


同步数字系统结构 总线结构 简单处理器 设计思想 4 串口收发器设计实例 5

# 并行通信 VS. 串行通信




# 并行通信 VS. 串行通信

- 串行通信优势
  - 端口少
  - 长距离通信
  - 容易实现
- 串行通信劣势
  - 传输速率低
  - 需要额外开销(20%)




## 异步通信 VS. 同步

- 异步: 无需时钟信号、需要额外数据位
- 同步: 无需额外数据位、需要时钟信号



### 常用串行通信协议


- USB(Universal Serial Bus)
- UART(Universal Asynchronous Receiver Transmitter)
- SPI(Serial Peripheral Interface)
- I2C(Inter Integrated Circuit)
- CAN(Controller Area Network, CAN)




#### 复位和时钟控制 (RCC) 7 通用 I/O (GPIO) 系统配置控制器 (SYSCFG) 9 DMA 控制器 (DMA) 模数转换器 (ADC) 12 数模转换器 (DAC) 13 数字摄像头接口 (DCMI) 高级控制定时器(TIM1 和 TIM8) 15 通用定时器 (TIM2 到 TIM5) 16 通用定时器 (TIM9 到 TIM14) 17 基本定时器 (TIM6 和 TIM7) 独立看门狗 (IWDG) 窗口看门狗 (WWDG) 20 加密处理器 (CRYP) 29 以太网 (ETH): 通过 DMA 控制器 30 全速 USB on-the-go (OTG FS) 高速 USB on-the-go (OTG HS)


# 常用串行通信协议对比


接口	复杂度	传输速度	传输距离	通信方式
I <sup>2</sup> C	低有地址	标准模式: 100kbps 快速模式: 400kbps 高速模式: 3.4Mbps	板级总线	半双工 一对多 主从 同步
UART串口	很低	RS232: 20Kbps RS485: 10Mbps	RS232: 20M RS485: 1KM	全双工 一对一 无主从 异步
SPI	中无地址	18MB/S	板级总线	全双工 一对多 主从 同步
CAN	高	1MB/S	10KM	半双工 多对多 无主从 异步
USB	高同	低速模式: 1.5Mbps 全速模式: 12Mbps 高速模式: 25~480Mbps	5M	USB2.0半双工 USB3.0全双工 一对一 主从 异步






# 基于UART采集数据









#### 管脚约束如下:


CP2102 标号	原理图标号	FPGA IO PIN
25	UART_RX	T4 (FPGA 串口发送端)
26	UART_TX	N5 (FPGA 串口接收端)




#### 发送端:

- 串口格式
  - 1位起始位,8位数据位,1位校验位 (奇校验)
- 待发送数据tx\_data为8位
- tx\_data有效信号: tx\_strobe
- 将数据按从低位到高位的顺序依次从dout 端口发出







■ 并行数据锁存

```
always @(posedge clk or negedge resetn) begin
   if(!resetn)
        data_in <= 0;
   else if(strobe)
        data_in <= tx_data;
end</pre>
```


□ 状态机

```
always @ (posedge clk or negedge resetn) begin
   if(!resetn)
      state_c <= 4'b00000;
   else
      state_c <= state_n;
end</pre>
```

```
always @(*) begin
    case (state c)
        4'b0000:
                    dout=1'b1;
        4'b0001:
                    dout=1'b0;
        4'b0010:
                    dout=data in[0];
                    dout=data in[1];
        4'b0011:
        4'b0100:
                    dout=data in[2];
        4'b0101:
                    dout=data in[3];
                    dout=data in[4];
        4'b0110:
        4'b0111:
                    dout=data in[5];
        4'b1000:
                    dout=data in[6];
        4'b1001:
                    dout=data in[7];
        4'b1010:
                    dout=~(^data in);
        4'b1011:
                    dout=1'b1;
        default:
                    dout=1'b1;
    endcase
end
```

```
always @(*) begin
   case (state c)
                    if(tx strobe == 1'b1)
        4'b0000:
                        state n = 4'b0001;
                    else state n = 4'b00000;
                    state n = \overline{4'b0010};
        4'b0001:
        4'b0010:
                    state n = 4'b0011;
                    state n = 4'b0100;
        4'b0011:
        4'b0100:
                    state n = 4'b0101;
       4'b0101:
                    state n = 4'b0110;
                    state n = 4'b0111;
        4'b0110:
                    state n = 4'b1000;
        4'b0111:
       4'b1000:
                    state n = 4'b1001;
       4'b1001:
                    state n = 4'b1010;
        4'b1010:
                    state n = 4'b1011;
        default:
                    state n = 4'b00000;
    endcase
end
```

# 串口收发器设计 非状态机方式



## 串口收发器设计 非状态机方式

```
always @ (posedge clk or negedge resetn) begin
   if(!resetn)
       data_in <= 0;
   else if(tx_strobe)
       data_in <= tx_data;
end

always @ (posedge clk or negedge resetn) begin
   if (!resetn)
       tx_flag <= 1'b0;
   else if (tx_strobe)
      tx_flag <= 1'b1;
   else if (cnt == 8)
      tx_flag <= 1'b0;
end</pre>
```

## 串口收发器设计 非状态机方式


```
always @ (posedge clk or negedge resetn) begin
  if(!resetn)
     cnt <= 4'b00000;
else if (cnt == 8)
     cnt <= 'd0;
else if (tx_flag)
     cnt <= cnt + 1'b1;
     if(!resetn)</pre>
```

end

```
always @ (posedge clk or negedge resetn) begin
    if(!resetn) dout <= 1'b1;</pre>
    else if (tx flag)
        case (cnt)
             0: dout <= 1'b0;
             1: dout <= data in[0];
             2: dout<=data in[1];</pre>
             3: dout<=data in[2];</pre>
             4: dout<=data in[3];
             5: dout<=data in[4];</pre>
             6: dout <= data in [5];
             7: dout <= data in [6];
             8: dout<=data in[7];
             default: dout<=1'b1;</pre>
        endcase
    else
        dout <= 1'b1;
end
```

#### 接收端:

- 串行数据格式
  - 1位起始位,4位数据位,1位校验位
- 解码电路检测到校验位正确后,输出数据 及一个时钟周期的数据有效信号
- 如校验错误,则不输出数据及数据有效



■ 状态机

■ 数据通路

```
always @ (posedge clk or negedge resetn) begin
    if(!resetn) dbuf<=4'b0000;
    else
        case(state)
        1: dbuf[0]<=din;
        2: dbuf[1]<=din;
        3: dbuf[2]<=din;
        4: dbuf[3]<=din;
        endcase
end</pre>
```

```
always @ (posedge clk or negedge resetn) begin
   if(!resetn) begin
      strobe <= 1'b0;
      dout <= 'd0;
end
else
   if (state==3'b101 && ^dbuf == ~din)begin
            strobe <= 1'b1;
      dout <= dbuf;
end
else begin
      strobe <= 1'b0;
      dout <= 4'b0;
end
end</pre>
```



