Experiment No. 10(A)

Experiment Name: Truth Table Verification of SR flip-flop.

Theory: - The SET-RESET flip-flop is designed with the help OF two NOR bates and also two NAND Gates. These flipflop are also called SR Latch. The design of Such a flip-flop. Includes two imports called the SET [S] and RESET [R]. There are also two outputs Q and Q'

S=1, R=0, Q=1, Q'=0


This state is also alled the SET state

S=0, R=1, Q=0, Q'=1

This state is known as the RESET state

Apparatus Required: Digital Trainer kit, NAND Gate - IC 4011, Wires

Circuit Diagram:



Truth Table:

Clock	S	R	(a)
Not Trigger	×	×	9
Trigger	0	0	Hold
Trigger	0	1	0
Trigger	1	0	1
Trigger	1	1	Invalid

Conclusion:

Hence from this experiment, we were able to verify the troth table of SR Hipflop.


◆ Experiment NO; 10(B)

Experiment Name: - Truth table verification of D flipflep.

Theory: The D flip-flop has one data input 'D' and a clock input. The Circuit ldge triggers on the clock input. The flipflop has two outputs Q and Q'. The D flipflop is the most imported of the clocked flipflops as it ensures that input S and R are never equal to one at the same time.

Apparatus Required: IC Trainer Kit, NAND Gate - IC4011, NOT Gate - IC4011, NOT Gate - IC4011, NOT Gate -

Cfrait Diagram:



Truth Table:

Clock	D	(2)	Q
10	×	Q	Q
1	0	0	1
1 1	1	1	0

Conclusion: Hence from this experiment we were able to verify the truth table of D flipflep.


Experiment No. - 10(C)

Experiment Name: Truth table verification of The Alpfup

Theory: T flipflip is known as toggle flipflop. In this flipflop we need bjust one input T and gives us two output Q and Q. The T flipflop is the modification of the JK flipflop. Both the JK flipflop input are held at logic 1 and clock signal continious to change.

Apparatus Required: IC Trainer Kit, NAND Gate-IC4011, Wire

Circuit Diagram?



Truth Table:

	Previous		Next	
T	Q prev	Q'prev	Qnext	Q'nest
O	0	1	0	1
0	1	0	1	Ö
1	0	1	1	0
1	1	0	0	1

Conclusion: Hence, from this experiment we were able to verify the truth table of T Aipflop.


Experiment No. 10(D)

Experiment Name: Truth table verification of Jk flipflop

Theory: The JK flipflep is basically a SR flipflep with the addition of a clock input circuitly that prevents the invalid output condition that can occur when both input s and R are equal to legic level "1" Due to this additional clocked input, a JK flipflep has four possible input combinations "legic1", "legic0", "no charge and toggle". Jk flipflep heeds two inputs "J" and "k" and it gives two outputs "O' and "Q".

Apparents Required: IC trainer kit, NAND Gates - IC4011, Connecting

Chait Diagram:



Fruth Table:

	J	K	Q	Q
	0	0	0	0
Same	0	0	0	1
As	0	1	. 1	0
SR	O	1	0	1
Latch	1	0	0	1
	1	0	1	0
Toggle	1	1	0	1
Action	1	1	1	0

Conclusion:

Hence from this experiment we were able to verify

the truth table of JK flipflop.