Experiment No. 2a

APm: - Implementation of half adder using legic gates.


Theory: A combinational logic circuit that performs the addition of two older bits A and B called a half adder. Addition will result in two output bits one of which is Sum(s) and the other is carry bit (c). The Boolean functions describing the half adder are:

$$S = A'B + AB' = A \oplus B$$

 $C = A \cdot B$

Apparatus Required: IC 4081, IC4070, digital trainer kit

Half Adder Using Basic Gates:



TRUTH TABLE:

| IN | INPUT | | PUT |
|-----|-------|----|-----|
| A | В | S | C |
| 0 | 0 | 0 | 0 |
| O | | 1 | 0 |
| 1 - | , 0 | 1. | 0 |
| | 1 | 0 | 1 |

Half Adder K-map:

| For | Sum (s) | 5 | S = A + I |
|-----|---------|---|-----------|
| AB | ٥ | 1 | |
| 0 | 0 | 1 | |
| 1 | 1 | 0 | |

| For Co | irry (C); | C = A.B |
|--------|-----------|---------|
| A B | 0 | 1 |
| 0 | 0 | O |
| 1 | 0 | Ì |


Result: Half adder is constructed and truth table is verified.

Experiment No: (26)

Arm: Implementation of Full Adder using logic gates.

Theory: The half reder does not take the corry bit from its previous stage into account. This carry bits from its previous stage is called carry-in-bit. A full adder adds three one bit binary numbers - two operands and a carry bit. The adder outputs two numbers, a sum and a carry bit. The boolean functions for describing full adder are:

Full Adder using Basic Gates:



Truth Table:


| Input | | | 0 | utput |
|----------------|------------|-----------------|---|-------|
| A _s | B | Cin | S | Cour |
| 0 | 0 | 0 | 0 | 0 |
| 3. O | 0 | 1 _{**} | | 0 |
| 0 | Ø 1 | 0 | 1 | 0 |
| 0 | 1 |) | 0 | |
| | Ö | 0 | 1 | 0 |
| | 0 | 1 | 0 | 1 |
| | 1 | D | 0 | 1 |
| | | , , | 1 | 1 |
| | | | | |

K-map for full Adder:

For S= AABAC

| A BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| O | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |

For Cout = A.B + B.Cin + Cin A



Result:

Full Adder is constructed and its truth table is verified.


Experiment No. 2C

Aim: Implementation of a full adder using two half adders and an OR Gate.

Apparatus Required: IC 4081, IC 4070, IC 4071, Digital trainer Kit, Wires

Theory: A full adder is a digital circuit that performs addition. A full adder can be constructed from two half adders by connecting A and B input of one half adder, connecting the sum from that to an imput to the second adder, connecting the carry in Cin to the other input and OR-ing the two half adders carry outputs to give the final carry output.

Circuit Diagram:



Truth table:

| A | B | Cin | S | Cout |
|-----|------------|-----|---|------|
| 0 | 0 | Ò | 0 | 0 |
| 0 0 | 0 | 1 | 1 | 0 |
| 0 | | 0 | | 0 |
| | 1 | 1 | 0 | l |
| 1 | \bigcirc | 0 | 1 | 0 |
| 1 | ٥ | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | |
| 1 | 1 | | | 1 |
| | | | | |
| | | | | |

Resutt:

Full adder using two half adders and OR gate is constructed and its truth table is verified.

Aim: Implementation of half substractor using logic getes


Theory: Substracting a single bit binary value B from another A produces a difference bit D and a borrow bit Boot. The operation is called half subtraction and the abrauit to realize it is called half subtractor. The Boolean functions describing the half subtractor of are:



Apparatus Required:

IC 4070, IC 4069, IC 4081, Digital Trainer's kit, wives.

Cîrcuit Diagram:




Truth Table:

| A | В | D | Book |
|---------|---|---|------|
| 0 | 0 | 0 | 0 |
| \circ | 1 | \ | 1 |
| 1 | 0 | 1 | 0 |
| I | 1 | 0 | D |

K-map:

Difference (D): D=ABB



For Borrow (Bo): Bout = A.8

| 4 | | |
|-----|---|---|
| A B | 0 | 1 |
| 0 | 0 | 1 |
| - 1 | 0 | 0 |

Result: Half gubstractor is constructed and truth table is verified.

Aim: Implementation of Full substractor using logic gates.


Theory: Subtracting two binary values (single bit), B and Bin from a Single bit value A produces a difference bit D and a Bout borrow out bit. There is alled full substraction. The Boolean functions describing the full subtrater are:

$$D = A \oplus B \oplus B_{in}$$

$$B_{out} = \overline{A} \cdot B + \overline{A} \cdot B_{in} + B \cdot B_{in}$$


Apparatus Required: IC4081, IC4070, IC4069, IC4071, Digital Trainer kit, Wires

Circuit Diagrams:



| Truth | Table | • |
|-------|-------|---|
| | | |

| ŧ | ENPUT INPUT | | OUTF | TUS |
|---|-------------|-----|------------|------|
| A | В | Bin | BD | Bout |
| 0 | 0 | 0 | \bigcirc | 00 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | -1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| | 1 | | 1 | 1 |



| For | Borrow out | | | | |
|----------------------------------|------------|----|------|----|--|
| A BBin | | | | | |
| 1 | OD | 01 | 11 🚳 | 10 | |
| 0 | 0 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 1 | 0 | |
| $B_0 = A'B_{in} + A'B + BB_{in}$ | | | | | |

Result:

Full subtractor is constructed and truth table is verified


Experiment: 2f

Aim: Implementation of a full substractor using two half subtractors and OR Gate.

Theory: The full subtractor is a combinational circuit which is used to perform subtraction of three input bits, the minuted, subtracted, and borrow in. The difference output from the second helf subtractor is the XOR of Bin and the output of the first half subtractor which is same as variance output of full subtractor. This circuit has three inputs and two outputs:

Apparatus Required: IC4081, IC4070, IC4071, IC4069, Digital Trainer kit, wires

Circuit



Expression for difference: -

$$D = A' B' B_{in} + A' B B_{in}' + A B' B_{in}' + A B B_{in}$$

$$= B_{in} (A' B' + A B) + B_{in}' (A B' + A' B)$$

$$= B_{in} (A \oplus B)' + B_{in}' (A \oplus B)$$

$$= A \oplus B \oplus B_{in}$$

$$D = A'B'B_{in} + A'BB_{in}' + AB'B_{in}' + ABB_{in}' + BB_{in}' + A'BB_{in}' + A'$$

OR, B = A'B'Bin+A'BBin' + A'BB; + ABBin = Bin (AB+ A'B') + A'B(Bin+ Bin') = Bin (AOB) + A'B

Result:

substractor using two subtractors and ORgate is constructed and thus the table is verified.