Experiment No. - 6(a)

Aim - Realisation of even parity generator and even parity checker Service.

Component Required - Digital Trainer Kit, XDR bate, Copper wires

Theory - Let us assume that a 3-bit message is to be transmitted with on even parity bit. Let the three input A, B, C. are applied to the circuit and output bit is the parity bit P. The total number's of I's must be even to generagate the even parity bit P. The figure I shows the truth table of ever parity generator in which I is placed as parity bit in order to make all 1's as even when the number of 1s in the truth table is odd.

Even parity checker is present in the signal recieving device. It checks corruption in parity.

Truth Table: (Even Parity Generator)

3 bit message			Even bit parity (P)
A	B	c	Y
0	0	0	O
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

figure 1

From the above truth table, the simplified expression of the parity bit can be written as-


$$P = \overline{ABC} + \overline{ABC} + A\overline{BC} + ABC$$

$$= \overline{A(BC + BC)} + A(\overline{BC} + BC)$$

$$= \overline{A(B \oplus C)} + A(\overline{B \oplus C})$$

$$= A \oplus B \oplus C$$

Circuit Diagram (Even parity Generator):




Truth Table (Even parity checker):

4 k	sil re	cieved	Parity error	
A	B	C	D	ateck (Cp)
0000 0000	0000	0 1 1	0 1 0 1	D 1 1 0
0000	1 1 1 1 1	0 0 1 1	0 1 0 1	1 0 0 1
1 1 1 1	0000	0 0 1 1	0 1 0 1	1 0 0 1
1 1 1 1	1 1 1	0 0 1 1	0 1 0 1	0 1 1

Figure 2

The output expression for even parity chacker is -PEC = AB(CP+CP) + AB(CPB+CP) + AB(CP+CP) + AB(CP+CP) PEC = AB(CAP) + AB (CAP) + AB (CAP) + AB (CAP) PEC = (AB + AB) (CAP) + (AB + AB) (CAP) PEC = (ABB) D(CBP)

Circuit diagram (ever parity checker)-



Conclusion

Even parity generator and checker circuit was formed and their truth table is verified.

Experiment No. - 6 (b)

Aim - Realisation of an add parity generator and add parity checker service.

Component Required: Digital Trainer Kit, NOT Gote, XOR gate and hires.

Theory: Let us consider that the 3 bit data in to be transmitted with an add parity bit. The three input ove A,B and C and P is the output parity bit. The total number of bits must be odd in order to generate the add parity bit. In the given that table 1 order to generate the add parity bit. In the given that table 1 of bit and when the total number of 1's in the truth table is of bit add when the total number of 1's in the truth table is even. Odd parity checker is present in the signal recieving device.

Truth Table (add parity generator):

It checks corruption In parity.

3 bit message			Odd	Parity	bit	Generator (P)
A	B	C			Y	
0000	0011	0 1 0 1			1 0 0 1	
1 1 1	0 0 1 1	0 1 0 1			1 1	

The output parity bit expression for this generator errouit 8 - $P = A \oplus (B \oplus e)$

Cravit Diagram (Odd parity Generator):

Truth Table (odd parity checker):

4 b;	t rec	ieved	message	Parity	error	
A	B	C	P	Check	CP	
0000	0000	0011	0 1 0 1	1 0 0 1		
0000	1 1 1 1	0 0 1 1	0 1 0 1	1 1 0		
1 1 1 1	0000	0 0 1 1	0 1 0 1	0 1 1 0		
1 1 1 1	1 1 1 1	0011	0 1 0 1	1 0 0 1		

The output expression for add parity checker is-PEC = (AOB) O (COP)

- CTAIT	
A	
C	

Consist Disgram (odd parity check)

Result:

Odd parity generator and checker circuit was formed and then truth table is verified